A Rigorous Approach to the Robust Design of Continuous-Time ΣΔ Modulators

被引:11
|
作者
De Vuyst, Bart [1 ]
Rombouts, Pieter [1 ]
Gielen, Georges [2 ]
机构
[1] Univ Ghent, Elect & Informat Syst ELIS, B-9000 Ghent, Belgium
[2] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Louvain, Belgium
关键词
Analog-to-digital (A/D) conversion; continuous-time sigma-delta (Sigma Delta) modulation; robust performance; robust stability; EXCESS-LOOP-DELAY; SIGNAL BANDWIDTH; DYNAMIC-RANGE; CLOCK JITTER; COMPENSATION; OPTIMIZATION; CONVERTERS; QUANTIZER; CMOS; ADC;
D O I
10.1109/TCSI.2011.2158702
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a framework for robust design of continuous-time Sigma Delta modulators. The approach allows to find a modulator which maintains its performance ( stability, guaranteed peak SNR, ...) over all the foreseen parasitic effects, provided it exists. For this purpose, we have introduced the S-figure as a criterion for the robustness of a continuous-time Sigma Delta modulator. This figure, inspired by the worst-case-distance methodology, indicates how close a design is to violating one of its performance requirements. Optimal robustness is obtained by optimizing this S-figure. The approach is illustrated through various design examples and is able to find modulators that are robust to excess loop delay, clock jitter and coefficient variations. As an application of the approach, we have quantified the effect of coefficient trimming. Even with poor trim resolution, good performance can be achieved provided beneficial initial system parameters are chosen. Another example illustrates the fact that also the out-of-band peaking behavior of the signal transfer function can be controlled with our design framework.
引用
收藏
页码:2829 / 2837
页数:9
相关论文
共 50 条
  • [21] Robust switched controller design for linear continuous-time systems
    Ilka, Adrian
    Vesely, Vojtech
    ARCHIVES OF CONTROL SCIENCES, 2015, 25 (04): : 401 - 416
  • [22] Fast simulation of bandpass Continuous-Time ΣΔ Modulators
    Benabes, Philippe
    2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 289 - 292
  • [23] Clock jitter insensitive continuous-time ΣΔ modulators
    Ortmanns, M
    Gerfers, F
    Manoli, H
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1049 - 1052
  • [24] Continuous-time ΔΣ modulators using distributed resonators
    Kaplan, TS
    Jensen, JF
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) : 2397 - 2403
  • [25] A behavioral simulation tool for continuous-time ΔΣ modulators
    Francken, K
    Vogels, M
    Martens, E
    Gielen, G
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 234 - 239
  • [26] Efficient multibit quantization in continuous-time ΣΔ modulators
    De Maeyer, Jeroen
    Rombouts, Pieter
    Weyten, Ludo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) : 757 - 767
  • [27] Automatic synthesis and simulation of continuous-time ΣΔ modulators
    Aboushady, H
    de Lamarre, L
    Beilleau, N
    Louërat, MM
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 674 - 675
  • [28] Top-down design process for continuous-time delta sigma modulators
    Jouida, Nejmeddine
    Rebai, Chibeb
    Ghazel, Adel
    Dallet, Dominique
    2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 191 - +
  • [29] Design of continuous-time sigma-delta modulators with arbitrary feedback waveform
    Oliaei, O
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (08) : 437 - 444
  • [30] Library of structural analog cell macromodels for design of continuous-time reconfigurable ΔΣ modulators
    Wei, Ying
    Doboli, Alex
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1764 - +