Low-Phase-Noise Wide-Frequency-Range Ring-VCO-Based Scalable PLL with Subharmonic Injection Locking in 0.18 μm CMOS

被引：0

作者：

Lee, Sang Yeop ^{[1
]}

Amakawa, Shuhei ^{[1
]}

Ishihara, Noboru ^{[1
]}

Masu, Kazuya ^{[1
]}

机构：

[1] Tokyo Inst Technol, Integrated Res Inst, Midori Ku, Yokohama, Kanagawa 2268503, Japan

来源：

2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT) | 2010年

关键词：

Phase-locked loops; injection locked oscillators; ring VCO; phase noise; CMOS integrated circuits; OSCILLATOR;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low-phase-noise ring-VCO-based PLL (frequency tuning range: 0.65-1.6 GHz) with subharmonic injection locking was realized (PLL area: 0.1 mm(2)) by adopting 0.18 mu m CMOS technology and combining pMOS resistive loads with a circuit for shifting bias levels; this makes the rail-to-rail range of voltages usable as control voltages. For a 90-MHz input reference signal, without injection locking, the 0.2-MHz-offset phase noise was -108 dBc/Hz (PLL output frequency: 1.44GHz = 16 x 90MHz); with injection locking, the noise was -122 dBclHz (spurious level: -35 dBc; power consumption from a 1.8V power supply: 39mW).

引用

页码：1178 / 1181

页数：4

共 35 条

[31] 0.18-μm CMOS process 40 MHz-4.41 GHz frequency synthesizer with high linearity low phase noise varactor-reconstruction LC-VCO
Qu, Ming
Li, Yanbin
Hao, Yue
MICROELECTRONICS JOURNAL, 2023, 138
[32] A Low Phase Noise Wide-Tuning Range Class-F VCO Based on a Dual-Mode Resonator in 65nm CMOS
Dhamani, Naushad
Sepidband, Paria
Entesari, Kamran
2018 IEEE RADIO & WIRELESS SYMPOSIUM (RWS), 2018, : 277 - 280
[33] A triple mode wide locking range, low phase noise injection locked oscillator based phase shifter covering the Sub-6 GHz 5G bands
Saha, Sudipta
Krishnan, Shoba
Sweet, Allen A.
2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
[34] A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector
Choi, Seojin
Yoo, Seyeon
Lim, Younghyun
Choi, Jaehyouk
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (08) : 1878 - 1889
[35] A X-band frequency synthesizer with 2-bit control mode is implemented in standard 0.18-μm 1P6M CMOS process. A cascoded topology of voltage control oscillator (VCO) and first stage current mode logic (CML) divider is adopted for current reuse, low power, and robust tracking between VCO and the frequency divider. The measured in-band phase noise of the synthesizer is-75.06 dBc/Hz at a frequency offset of 100 kHz and out-of-band phase noise is-119.8 dBc/Hz at a frequency offset of 10 MHz. The total power consumption is 36.75 mW. The chip size is 0.745 x 0.76mm2.
Tsai, Jeng-Han
Chao, Chia-Hsiang
Shih, Hung-Da
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 1226 - 1228

← 1 2 3 4 →