Hardware Accelerated Semantic Declarative Memory Systems through CUDA and MapReduce

被引:5
|
作者
Edmonds, Mark [1 ]
Atahary, Tanvir [1 ]
Douglass, Scott [2 ]
Taha, Tarek [1 ]
机构
[1] Univ Dayton, Dept Elect & Comp Engn, Dayton, OH 45469 USA
[2] US Air Force, Res Lab, Dayton, OH 45433 USA
关键词
Declarative memory; ACT-R; semantic networks; parallel activation calculation;
D O I
10.1109/TPDS.2018.2866848
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Declarative memory enables cognitive agents to effectively store and retrieve factual memory in real-time. Increasing the capacity of a real-time agent's declarative memory increases an agent's ability to interact intelligently with its environment but requires a scalable retrieval system. This work represents an extension of the Accelerated Declarative Memory (ADM) system, referred to as Hardware Accelerated Declarative Memory (HADM), to execute retrievals on a GPU. HADM also presents improvements over ADM's CPU execution and considers critical behavior for indefinitely running declarative memories. The negative effects of a constant maximum associative strength are considered, and mitigating solutions are proposed. HADM utilizes a GPU to process the entire semantic network in parallel during retrievals, yielding significantly faster declarative retrievals. The resulting GPU-accelerated retrievals show an average speedup of approximately 70 times over the previous Service Oriented Architecture Declarative Memory (soaDM) implementation and an average speedup of approximately 5 times over ADM. HADM is the first GPU-accelerated declarative memory system in existence.
引用
收藏
页码:601 / 614
页数:14
相关论文
共 50 条
  • [31] Efficient Memory Management for Hardware Accelerated Java']Java Virtual Machines
    Bertels, Peter
    Heirman, Wim
    D'Hollander, Erik
    Stroobandt, Dirk
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (04)
  • [32] MiniMalloc: A Lightweight Memory Allocator for Hardware-Accelerated Machine Learning
    Moffitt, Michael D.
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, ASPLOS 2023, VOL 4, 2023, : 238 - 252
  • [33] Towards Hardware Accelerated Garbage Collection with Near-Memory Processing
    Thomas, Samuel
    Choe, Jiwon
    Gordon, Ofir
    Petrank, Erez
    Moreshet, Tali
    Herlihy, Maurice
    Bahar, R. Iris
    2022 IEEE High Performance Extreme Computing Conference, HPEC 2022, 2022,
  • [34] Characterization and Optimization of Memory-Resident MapReduce on HPC Systems
    Wang, Yandong
    Goldstone, Robin
    Yu, Weikuan
    Wang, Teng
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [35] Reduced Memory Viterbi Decoding for Hardware-accelerated Speech Recognition
    Raj, Pani Prithvi
    Reddy, Pakala Akhil
    Chandrachoodan, Nitin
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2022, 21 (03)
  • [36] Relating semantic and episodic memory systems
    Menon, V
    Boyett-Anderson, JM
    Schatzberg, AF
    Reiss, AL
    COGNITIVE BRAIN RESEARCH, 2002, 13 (02): : 261 - 265
  • [37] Hardware Memory Management for Future Mobile Hybrid Memory Systems
    Wen, Fei
    Qin, Mian
    Gratz, Paul V.
    Reddy, A. L. Narasimha
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 3627 - 3637
  • [38] FPGA Accelerated Embedded System Security Through Hardware Isolation
    Saha, Sujan Kumar
    Bobda, Christophe
    PROCEEDINGS OF THE 2020 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2020,
  • [39] The limited role of hippocampal declarative memory in transient semantic activation during online language processing
    Brown-Schmidt, Sarah
    Cho, Sun-Joo
    Nozari, Nazbanou
    Klooster, Nathaniel
    Duff, Melissa
    NEUROPSYCHOLOGIA, 2021, 152
  • [40] Removal of Conflicts in Hardware Transactional Memory Systems
    M. M. Waliullah
    Per Stenstrom
    International Journal of Parallel Programming, 2014, 42 : 198 - 218