Hardware Accelerated Semantic Declarative Memory Systems through CUDA and MapReduce

被引:5
|
作者
Edmonds, Mark [1 ]
Atahary, Tanvir [1 ]
Douglass, Scott [2 ]
Taha, Tarek [1 ]
机构
[1] Univ Dayton, Dept Elect & Comp Engn, Dayton, OH 45469 USA
[2] US Air Force, Res Lab, Dayton, OH 45433 USA
关键词
Declarative memory; ACT-R; semantic networks; parallel activation calculation;
D O I
10.1109/TPDS.2018.2866848
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Declarative memory enables cognitive agents to effectively store and retrieve factual memory in real-time. Increasing the capacity of a real-time agent's declarative memory increases an agent's ability to interact intelligently with its environment but requires a scalable retrieval system. This work represents an extension of the Accelerated Declarative Memory (ADM) system, referred to as Hardware Accelerated Declarative Memory (HADM), to execute retrievals on a GPU. HADM also presents improvements over ADM's CPU execution and considers critical behavior for indefinitely running declarative memories. The negative effects of a constant maximum associative strength are considered, and mitigating solutions are proposed. HADM utilizes a GPU to process the entire semantic network in parallel during retrievals, yielding significantly faster declarative retrievals. The resulting GPU-accelerated retrievals show an average speedup of approximately 70 times over the previous Service Oriented Architecture Declarative Memory (soaDM) implementation and an average speedup of approximately 5 times over ADM. HADM is the first GPU-accelerated declarative memory system in existence.
引用
收藏
页码:601 / 614
页数:14
相关论文
共 50 条
  • [21] Hardware Accelerated Scheduling in Real-time Systems
    Kohutka, Lukas
    Vojtko, Martin
    Krajcovic, Tibor
    FOURTH EASTERN EUROPEAN REGIONAL CONFERENCE ON THE ENGINEERING OF COMPUTER-BASED SYSTEMS ECBS-EERC 2015, 2015, : 142 - 143
  • [22] Exercise Reduces Competition between Procedural and Declarative Memory Systems
    Chen, Jing
    Roig, Marc
    Wright, David L.
    ENEURO, 2020, 7 (04) : 1 - 9
  • [23] HARENS: Hardware Accelerated Redundancy Elimination in Network Systems
    Diao, Kelu
    Papapanagiotou, Ioannis
    Hacker, Thomas J.
    2016 8TH IEEE INTERNATIONAL CONFERENCE ON CLOUD COMPUTING TECHNOLOGY AND SCIENCE (CLOUDCOM 2016), 2016, : 237 - 244
  • [24] Finding Non-compliances with Declarative Process Constraints Through Semantic Technologies
    Di Ciccio, Claudio
    Ekaputra, Fajar J.
    Cecconi, Alessio
    Ekelhart, Andreas
    Kiesling, Elmar
    INFORMATION SYSTEMS ENGINEERING IN RESPONSIBLE INFORMATION SYSTEMS, CAISE FORUM 2019, 2019, 350 : 60 - 74
  • [25] One Declarative Memory System or Two? The Relationship Between Episodic and Semantic Memory in Children With Temporal Lobe Epilepsy
    Smith, Mary Lou
    Lah, Suncica
    NEUROPSYCHOLOGY, 2011, 25 (05) : 634 - 644
  • [26] METAPHOR PRODUCTION THROUGH SEMANTIC MEMORY
    SIPOS, I
    PLICHTOVA, J
    ZELMAN, J
    STUDIA PSYCHOLOGICA, 1987, 29 (01) : 39 - 48
  • [27] ADELUS: A Performance-Portable Dense LU Solver for Distributed-Memory Hardware-Accelerated Systems
    Dang, Vinh Q.
    Kotulski, Joseph D.
    Rajamanickam, Sivasankaran
    ACCELERATOR PROGRAMMING USING DIRECTIVES, WACCPD 2020, 2021, 12655 : 80 - 101
  • [28] Elastic Phoenix: Malleable MapReduce for Shared-Memory Systems
    Gordon, Adam Wolfe
    Lu, Paul
    NETWORK AND PARALLEL COMPUTING, 2011, 6985 : 1 - 16
  • [29] The Optimization of Memory Access Congestion for MapReduce Applications on Manycore Systems
    Li, Liang
    Wang, Endong
    Dong, Xiaoshe
    Zhu, Zhengdong
    COMPUTER JOURNAL, 2016, 59 (03): : 325 - 337
  • [30] Towards Hardware Accelerated Garbage Collection with Near-Memory Processing
    Thomas, Samuel
    Choe, Jiwon
    Gordon, Ofir
    Petrank, Erez
    Moreshet, Tali
    Herlihy, Maurice
    Bahar, R. Iris
    2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,