System level design methodology

被引：1
|
作者：
van der Putten, PHA [1 ]
Voeten, JPM [1 ]
Geilen, MCW [1 ]
Stevens, MPJ [1 ]
机构：
[1] Eindhoven Univ Technol, Sect Informat & Commun Syst, NL-5600 MB Eindhoven, Netherlands
来源：
IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '98 - SYSTEM LEVEL DESIGN, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/IWV.1998.667107
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
There are many fundamental problems in the design of object-oriented methods that support the development of formal executable models on a system level, and that are suitable for hardware/software co-specification. System level description formalisms should combine concepts expressive enough to model the essentials of a system on the right level of abstraction. This paper reports experiences in developing a specification and design method SHE (Software/Hardware Engineering) which is based on a formal language POOSL (Parallel Object-Oriented Specification Language). The method offers a path from an informal specification to a unified formal model that enables evaluation of system properties. This paper describes concrete new results as well as an approach rewards research on system level methodology.
引用
收藏
页码：11 / 16
页数：6
相关论文
共 50 条
  • [1] System level design methodology for system on a chip
    Kawarabayashi, M
    Lu, JQ
    Goto, K
    Fung, PW
    NEC RESEARCH & DEVELOPMENT, 2000, 41 (03): : 248 - 252
  • [2] System level design methodology for System on a Chip
    Kawarabayashi, Masamichi
    Lu, Jin-Qin
    Goto, Kazunori
    Fung, Patrick W.
    NEC Research and Development, 2000, 41 (03): : 248 - 252
  • [3] Level-by-level flowsheet synthesis methodology for thermal system design
    Manninen, J
    Zhu, XX
    AICHE JOURNAL, 2001, 47 (01) : 142 - 159
  • [4] A system level approach to a structured MCM design methodology
    Ringoot, E
    Truzzi, C
    Beyne, E
    1998 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES AND HIGH DENSITY PACKAGING, PROCEEDINGS, 1998, : 184 - 189
  • [5] Is a unified methodology for system-level design possible?
    Sangiovanni-Vincentelli, Alberto
    IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (04): : 346 - 357
  • [6] SPICE Simulation Methodology for System Level ESD Design
    Lou, Lifang
    Duvvury, Charvaka
    Jahanzeb, Agha
    Park, Jae
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 2010, 2010,
  • [7] System level design methodology for wireless MIMO prototyping
    Cao, ZG
    Das, A
    Liolis, KP
    Almgren, M
    Rao, BD
    2006 IEEE RADIO AND WIRELESS SYMPOSIUM, PROCEEDINGS, 2006, : 67 - 70
  • [8] A METHODOLOGY AND DESIGN TOOLS TO SUPPORT SYSTEM-LEVEL VLSI DESIGN
    KUCUKCAKAR, K
    PARKER, AC
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 355 - 369
  • [9] An Approach for Incorporating Learning into System Design: System Level Assessment Methodology
    Genter, David Paul
    Bauer, Stephanie
    SAE International Journal of Advances and Current Practices in Mobility, 2023, 6 (04): : 2178 - 2184
  • [10] A system level IP integration methodology for fast SOC design
    Bocchi, M
    Brunelli, C
    De Bartolomeis, C
    Magagni, L
    Campi, F
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 127 - 130
12345