A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalization

被引：51

作者：

Balan, V ^{[1
]}

Caroselli, J

Chern, JG

Chow, C

Dadi, R

Desai, C

Fang, L

Hsu, D

Joshi, P

Kimura, H

Liu, CY

Pan, TW

Park, R

You, C

Zeng, Y

Zhang, E

Zhong, F

机构：

[1] LSI Log Corp, Commun & ASIC Technol Dept, Milpitas, CA 95035 USA

[2] LinkAMedia Inc, Santa Clara, CA 95051 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2005年 / 40卷 / 09期

关键词：

adaptive equalization; backplane transceiver; decision feedback equalization (DFE); SerDes; serial link;

D O I：

10.1109/JSSC.2005.848180

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a serial link design that is capable of 4.8-6.4-Gb/s binary NRZ signaling across 40" of FR4 copper back-plane traces and two connectors is described. The transmitter features a programmable two-tap feed forward equalizer and the receiver uses an adaptive four-tap decision feedback equalization to compensate for the losses in the channel at 6.4 Gbps. The transceiver core is built in LSI's 0.13-mu m standard CMOS technology to be integrated into ASIC designs that require serial links. The transceiver consumes 310 mW per duplex channel at 1.2 V and 6.4 Gb/s under nominal conditions.

引用

页码：1957 / 1967

页数：11

共 50 条

[31] On the Optimization of Link Design Using Nonlinear Equalization for 100Gb/s 16QAM Transmission
Rath, Roi
Leibrich, Jochen
Rosenkranz, Werner
2012 38TH EUROPEAN CONFERENCE AND EXHIBITION ON OPTICAL COMMUNICATIONS (ECOC), 2012,
[32] Power-efficient decision-feedback equalizers for multi-Gb/s CMOS serial links -: (Invited)
Bulzacchelli, John F.
Rylyakov, Alexander V.
Friedman, Daniel J.
2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 507 - +
[33] A 25Gb/s Serial-Link Repeater With Receiver Equalization and Transmitter De-emphasis in 0.13μm SiGe BiCMOS
Yuan, Shuai
Wu, Liji
Wang, Ziqiang
Zhang, Chun
Wang, Zhihua
Jiang, Hanjun
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 527 - 530
[34] Performance evaluation of experimental 50-Mb/s diffuse infrared wireless link using on-off keying with decision-feedback equalization
Marsh, GW
Kahn, JM
IEEE TRANSACTIONS ON COMMUNICATIONS, 1996, 44 (11) : 1496 - 1504
[35] A 1.25-12.5Gb/s 5.28mW/Gb/s Multi-Standard Serial-Link Transceiver With 32dB of Equalization in 40nm CMOS
Yuan, Shuai
Wang, Zigiang
He, Yajun
Lv, Fangxu
Zhang, Chun
Wang, Zhihua
Jiang, Hanjun
2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
[36] 10 Gbit/s serial link receiver with speculative decision feedback equaliser using mixed-signal adaption in 65 nm CMOS technology
Yuan, Shuai
Wang, Ziqiang
Zheng, Xuqiang
Jia, Wen
Wu, Liji
Zhang, Chun
Wang, Zhihua
ELECTRONICS LETTERS, 2015, 51 (21) : 1645 - 1646
[37] 12-Gb/s Low-Power Voltage-Mode Driver for MultiStandard Serial-Link Applications
Megahed, M.
Rizk, M. R. M.
Ibrahim, Sameh A.
Dessouky, M.
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 101 - 104
[38] A 65-nm 10-Gb/s 10-mm On-Chip Serial Link Featuring a Digital-Intensive Time-Based Decision Feedback Equalizer
Chiu, Po-Wei
Kundu, Somnath
Tang, Qianying
Kim, Chris H.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (04) : 1203 - 1213
[39] A 0.18-UM CMOS 1-GB/S serial link transceiver by using PWM and PAM techniques
Yang, CY
Lee, Y
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1150 - 1153
[40] A 2.2-pJ/bit 10-Gb/s Forwarded-Clock Serial-Link Transceiver for IoE Applications
El-Badry, Mohamed
El-Fiky, Mona
Yasser, Aya
Shehata, Ahmed
El-Sayeh, Mostafa
Sallam, Ahmed
Hagras, Mostafa
Abdelati, Ahmed
Ibrahim, Sameh
2017 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2017,

← 1 2 3 4 5 →