A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalization

被引：51

作者：

Balan, V ^{[1
]}

Caroselli, J

Chern, JG

Chow, C

Dadi, R

Desai, C

Fang, L

Hsu, D

Joshi, P

Kimura, H

Liu, CY

Pan, TW

Park, R

You, C

Zeng, Y

Zhang, E

Zhong, F

机构：

[1] LSI Log Corp, Commun & ASIC Technol Dept, Milpitas, CA 95035 USA

[2] LinkAMedia Inc, Santa Clara, CA 95051 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2005年 / 40卷 / 09期

关键词：

adaptive equalization; backplane transceiver; decision feedback equalization (DFE); SerDes; serial link;

D O I：

10.1109/JSSC.2005.848180

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a serial link design that is capable of 4.8-6.4-Gb/s binary NRZ signaling across 40" of FR4 copper back-plane traces and two connectors is described. The transmitter features a programmable two-tap feed forward equalizer and the receiver uses an adaptive four-tap decision feedback equalization to compensate for the losses in the channel at 6.4 Gbps. The transceiver core is built in LSI's 0.13-mu m standard CMOS technology to be integrated into ASIC designs that require serial links. The transceiver consumes 310 mW per duplex channel at 1.2 V and 6.4 Gb/s under nominal conditions.

引用

页码：1957 / 1967

页数：11

共 50 条

[21] Equalization and near-end crosstalk (NEXT) noise cancellation for 20-Gb/s 4-PAM backplane serial I/O interconnections
Hur, Y
Maeng, M
Chun, C
Bien, F
Kim, H
Chandramouli, S
Gebara, E
Laskar, J
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (01) : 246 - 255
[22] SI-Aware Vias and Contact Pads Layouts and L-R Equalization Technique for 12 Gb/s Backplane Serial I/O Interconnections
Cheng, Yung-Shou
Chang, Kang-Wei
Liu, Chia-Tsung
Wu, Ruey-Beei
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2013, 55 (06) : 1284 - 1292
[23] Adaptive Transmit-Side Equalization for Serial Electrical Interconnects at 100 Gb/s Using Duobinary
Verplaetse, Michiel
De Keulenaer, Timothy
Vyncke, Arno
Pierco, Ramses
Vaernewyck, Renato
Van Kerrebrouck, Joris
Bauwelinck, Johan
Torfs, Guy
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) : 1865 - 1876
[24] Experimental 25-Mb/s wireless infrared link using 4-PPM with scalar decision-feedback equalization
Lee, DC
Kahn, JM
ICC 98 - 1998 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS VOLS 1-3, 1998, : 26 - 30
[25] A 40Gb/s Decision Feedback Equalizer Using Back-gate Feedback Technique
Hsieh, Chang-Lin
Liu, Shen-Iuan
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 218 - +
[26] A 0.18μm CMOS 3.125-Gb/s digitally controlled adaptive line equalizer with feed-forward swing control for backplane serial link
Lee, Ki-Hyuk
Lee, Jae-Wook
Choi, Woo-Young
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (10): : 1454 - 1459
[27] An 84-mW 4-Gb/s clock and data recovery circuit for serial link applications
Lee, MJE
Dally, WJ
Poulton, JW
Chiang, P
Greenwood, SF
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 149 - 152
[28] 10-Gb/s optical fiber transmission using a fully analog electronic dispersion compensator (EDC) with unclocked decision-feedback equalization
Chandramouli, Soumya
Bien, Franklin
Kim, Hyoungsoo
Scholz, Chris
Gebara, Edward
Laskar, Joy
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2007, 55 (12) : 2740 - 2746
[29] 50-MB/S DIFFUSE INFRARED FREE-SPACE LINK USING ON-OFF KEYING WITH DECISION-FEEDBACK EQUALIZATION
MARSH, GW
KHAN, JM
IEEE PHOTONICS TECHNOLOGY LETTERS, 1994, 6 (10) : 1268 - 1270
[30] 10 Gb/s full-duplex bidirectional transmission with RSOA-based ONU using detuned optical filtering and decision feedback equalization
Omella, M.
Papagiannakis, I.
Schrenk, B.
Klonidis, D.
Lazaro, J. A.
Birbas, A. N.
Kikidis, J.
Prat, J.
Tomkos, I.
OPTICS EXPRESS, 2009, 17 (07): : 5008 - 5013

← 1 2 3 4 5 →