A symbolic approach for mixed-signal model checking

被引:0
|
作者
Jesser, Alexander [1 ]
Hedrich, Lars [1 ]
机构
[1] Goethe Univ Frankfurt, Dept Comp Sci, D-60325 Frankfurt, Germany
来源
2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we firstly introduce a novel symbolic model checker (MScheck) for mixed-signal circuits. MScheck is capable to conflate the continuous behavior, typical for analog designs, and the discrete behavior in the digital domain for formal verification. Tinting information of both systems will be symbolically stored within multi terminal binary decision diagrams (MTBDDs) for the entire verification procedure. The effectiveness of our approach is demonstrated on a phase locked loop (PLL) by formal verification of the locking property.
引用
收藏
页码:345 / 350
页数:6
相关论文
共 50 条
  • [31] A flexible ADC approach for mixed-signal SoC platforms
    Zanikopoulos, A. (a.zanikopoulos@tue.nl), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [32] A step response based mixed-signal BIST approach
    Walker, A
    2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 141 - 146
  • [33] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1992, 31 (09):
  • [34] Mixed-signal design
    Comput Des, 8 (134):
  • [35] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1992, 31 (12):
  • [36] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1995, 34 (05):
  • [37] Mixed-signal technology
    Hutcheson, G.Dan
    Electronic Systems Technology and Design/Computer Design's, 1991, 30 (08): : 23 - 25
  • [38] Mixed-signal design
    Comput Des, 3 (144):
  • [39] MIXED-SIGNAL TECHNOLOGY
    DAN, G
    COMPUTER DESIGN, 1991, 30 (08): : 23 - 25
  • [40] MIXED-SIGNAL COUNTERPOINT
    WILLIAMSON, R
    EE-EVALUATION ENGINEERING, 1994, 33 (10): : 12 - 12