A symbolic approach for mixed-signal model checking

被引:0
|
作者
Jesser, Alexander [1 ]
Hedrich, Lars [1 ]
机构
[1] Goethe Univ Frankfurt, Dept Comp Sci, D-60325 Frankfurt, Germany
来源
2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we firstly introduce a novel symbolic model checker (MScheck) for mixed-signal circuits. MScheck is capable to conflate the continuous behavior, typical for analog designs, and the discrete behavior in the digital domain for formal verification. Tinting information of both systems will be symbolically stored within multi terminal binary decision diagrams (MTBDDs) for the entire verification procedure. The effectiveness of our approach is demonstrated on a phase locked loop (PLL) by formal verification of the locking property.
引用
收藏
页码:345 / 350
页数:6
相关论文
共 50 条
  • [21] Unwrap a new approach to analog, mixed-signal design
    Moretti, G
    EDN, 2002, 47 (15) : 24 - 24
  • [22] A flexible ADC approach for mixed-signal SoC platforms
    Zanikopoulos, A
    Harpe, P
    Hegt, H
    van Roermund, A
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4839 - 4842
  • [23] Mixed-signal microcontroller
    Reid, W
    HEWLETT-PACKARD JOURNAL, 1997, 48 (02): : 8 - 8
  • [24] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1994, 34 (01):
  • [25] Mixed-signal design
    Computer Design, 1991, 30 (15):
  • [26] Mixed-signal design
    Computer Design, 1991, 30 (13):
  • [27] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1995, 34 (02):
  • [28] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1995, 34 (07):
  • [29] VTest program mixed-signal virtual test approach
    Perkins, EG
    Wong, JJ
    AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 60 - 71
  • [30] A step response based mixed-signal BIST approach
    Walker, A
    2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 329 - 337