Error detection method for RSFQ voltage multipliers using a SQUID detector

被引：2

作者：

Hirayama, F ^{[1
]}

Maezawa, M ^{[1
]}

Suzuki, M ^{[1
]}

Ochiai, M ^{[1
]}

机构：

[1] Natl Inst Adv Ind Sci & Technol, Ibaraki 3058568, Japan

来源：

IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2005年 / 15卷 / 02期

关键词：

D/A converter; flux quantum; Josephson junction; voltage multiplier; voltage standards;

D O I：

10.1109/TASC.2005.849850

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The voltage multiplier (VM) is a principal component in high-precision digital-to-analog (D/A) converters based on rapid single flux quantum (RSFQ) circuits. Experimental confirmation of correct operation of the VM is important to guarantee the accuracy of the D/A converter. In this study, a circuit for direct comparison of the output voltages of VMs was designed and demonstrated. An on-chip SQUID sensor was utilized to detect the VM errors. Bit error rates of a single-stage VM were successfully measured down to 10(-12) in the constant-voltage regions. A method of detecting errors during transients was also proposed and carried out.

引用

页码：360 / 363

页数：4

共 50 条

[41] Voltage Hierarchical Cooperative Control of Coupled System Using Model Predictive Control and Alternating Direction Method of Multipliers
Yang H.
Su W.
Gu Y.
Zhang X.
Guo D.
Chang Y.
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2023, 38 (21): : 5846 - 5861
[42] MIMO Detection and Equalization for Single-Carrier Systems Using the Alternating Direction Method of Multipliers
Souto, Nuno
Dinis, Rui
IEEE SIGNAL PROCESSING LETTERS, 2016, 23 (12) : 1751 - 1755
[43] Design of Imprecise Multipliers by Using Approximate Technique for Error Resilient Applications
Priyadharshni, M.
Kumaravel, S.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (07)
[44] SYNCHRONIZED ASTABLE-MULTIVIBRATOR BRIDGE AS A VOLTAGE-TO-TIME CONVERTER, A VOLTAGE COMPARATOR AND AN ERROR DETECTOR
BAYICH, DM
JOURNAL OF PHYSICS E-SCIENTIFIC INSTRUMENTS, 1976, 9 (04): : 307 - 309
[45] Improved Quantization Error Compensation Method for Fixed-Width Booth Multipliers
Ma, Xiaolong
Xu, Jiangtao
Chen, Guican
VLSI DESIGN, 2014, 2014
[46] SIS Error Estimation for Fault Detection of IRNSS Using Beeline Method
Sony, D.
Reddy, D. Krishna
Kumar, P. Naveen
INTERNATIONAL JOURNAL OF AERONAUTICAL AND SPACE SCIENCES, 2024, 25 (01) : 250 - 263
[47] A voltage quality detection method
Chen, Zhe
Wei, Mu
2008 THIRD INTERNATIONAL CONFERENCE ON ELECTRIC UTILITY DEREGULATION AND RESTRUCTURING AND POWER TECHNOLOGIES, VOLS 1-6, 2008, : 2358 - 2363
[48] SDH LINE-ERROR DETECTION METHOD USING REDUCED BIP
TOKIZAWA, I
UEDA, H
UEMATSU, H
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1995, 78 (04): : 35 - 43
[49] A Simple Inverter Nonlinearity Compensation Method Using On-Line Voltage Error Observer
Zhu, Shanfeng
Huang, Wenxin
Yan, Yong
2019 22ND INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS 2019), 2019, : 1377 - 1382
[50] SIS Error Estimation for Fault Detection of IRNSS Using Beeline Method
D. Sony
D. Krishna Reddy
P. Naveen Kumar
International Journal of Aeronautical and Space Sciences, 2024, 25 : 250 - 263

← 1 2 3 4 5 →