Error detection method for RSFQ voltage multipliers using a SQUID detector

被引：2

作者：

Hirayama, F ^{[1
]}

Maezawa, M ^{[1
]}

Suzuki, M ^{[1
]}

Ochiai, M ^{[1
]}

机构：

[1] Natl Inst Adv Ind Sci & Technol, Ibaraki 3058568, Japan

来源：

IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2005年 / 15卷 / 02期

关键词：

D/A converter; flux quantum; Josephson junction; voltage multiplier; voltage standards;

D O I：

10.1109/TASC.2005.849850

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The voltage multiplier (VM) is a principal component in high-precision digital-to-analog (D/A) converters based on rapid single flux quantum (RSFQ) circuits. Experimental confirmation of correct operation of the VM is important to guarantee the accuracy of the D/A converter. In this study, a circuit for direct comparison of the output voltages of VMs was designed and demonstrated. An on-chip SQUID sensor was utilized to detect the VM errors. Bit error rates of a single-stage VM were successfully measured down to 10(-12) in the constant-voltage regions. A method of detecting errors during transients was also proposed and carried out.

引用

页码：360 / 363

页数：4

共 50 条

[21] Proximity SQUID Single-Photon Detector via Temperature-to-Voltage Conversion
Solinas, P.
Giazotto, F.
Pepe, G. P.
PHYSICAL REVIEW APPLIED, 2018, 10 (02):
[22] A method of calculating the dynamic error of a nonlinear detector
Pinkhusovich, RL
Kuznetsov, BF
Latyshenko, DY
MEASUREMENT TECHNIQUES, 2006, 49 (02) : 114 - 121
[23] Error detection in polynomial basis multipliers over binary extension fields
Reyhani-Masoleh, A
Hasan, MA
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2002, 2002, 2523 : 515 - 528
[24] A method of calculating the dynamic error of a nonlinear detector
R. L. Pinkhusovich
B. F. Kuznetsov
D. Yu. Latyshenko
Measurement Techniques, 2006, 49 : 114 - 121
[25] TES detector noise limited readout using SQUID multiplexers
Staguhn, JG
Allen, CA
Benford, DJ
Chervenak, JA
Freund, MM
Khan, SA
Kutyrev, AS
Moseley, SH
Shafer, RA
Deiker, S
Grossman, EN
Hilton, GC
Irwin, KD
Martinis, JM
Nam, SW
Rudman, DA
Wollman, DA
LOW TEMPERATURE DETECTORS, 2002, 605 : 321 - 324
[26] Approximate Multipliers Using Static Segmentation: Error Analysis and Improvements
Strollo, Antonio Giuseppe Maria
Napoli, Ettore
De Caro, Davide
Petra, Nicola
Saggese, Gerardo
Di Meo, Gennaro
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (06) : 2449 - 2462
[27] Error Diluted Approximate Multipliers Using Positive And Negative Compressors
Gowda, Bindu G.
Prashanth, H. C.
Rao, Madhav
2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 598 - 604
[28] Approximate Recursive Multipliers Using Carry Truncation and Error Compensation
Nunziata, Italo
Zacharelos, Efstratios
Saggese, Gerardo
Strollo, Antonio Maria Giuseppe
Napoli, Ettore
PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 45 - 48
[29] A Posteriori error estimates for the mixed finite element method with lagrange multipliers
Gatica, GN
Maischak, M
NUMERICAL METHODS FOR PARTIAL DIFFERENTIAL EQUATIONS, 2005, 21 (03) : 421 - 450
[30] A Nonorthogonal Error Analysis Method of Triaxial Module Using High-Temperature DC SQUID Magnetometer
Zhang, Zhidan
He, Anran
Wu, Wenqi
Kong, Xiangyan
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2024, 34 (06)

← 1 2 3 4 5 →