An Experimental Study on A Noise-aided 1-bit ADC Receiver for 4-PAM

被引:1
|
作者
Zheng, Jinxing [1 ]
Yamazato, Takaya [2 ]
Saito, Masato [3 ]
机构
[1] Nagoya Univ, Grad Sch Engn, Chikusa Ku, Furo Cho, Nagoya, Aichi 4648601, Japan
[2] Nagoya Univ, Inst Liberal Arts & Sci, Chikusa Ku, Furo Cho, Nagoya, Aichi 4648601, Japan
[3] Univ Ryukyus, Fac Engn, 1 Sembaru, Nishihara, Okinawa 9030213, Japan
来源
IEICE COMMUNICATIONS EXPRESS | 2022年 / 11卷 / 12期
关键词
1-bit ADC; demodulation; noise; PAM;
D O I
10.1587/comex.2022COL0032
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
1-bit analog-to-digital converters (ADCs) have low power consumption and can easily speed up the analog-to-digital conversion and sampling. However, due to their resolution of only 1 bit, the nonlinearity between the input with multiple amplitude levels and output is large. With the method of utilizing noise proposed in previous studies, 1-bit ADCs can be linearized to demodulate signals with multilevel amplitude modulation like pulse amplitude modulation (PAM) and quadrature amplitude modulation (QAM). In this letter, we construct a receiver circuit using a 1-bit ADC, evaluate its performance, and show its availability through demodulation experiments on 4-PAM signals.
引用
收藏
页码:817 / 822
页数:6
相关论文
共 23 条
  • [21] A 1.41-pJ/b 224-Gb/s PAM4 6-bit ADC-Based SerDes Receiver with Hybrid AFE Capable of Supporting Long Reach Channels
    Khairi A.
    Krupnik Y.
    Laufer A.
    Segal Y.
    Cusmai M.
    Levin I.
    Gordon A.
    Sabag Y.
    Rahinski V.
    Lotan I.
    Ori G.
    Familia N.
    Litski S.
    Grafi T.W.
    Virobnik U.
    Lazar D.
    Horwitz Y.
    Balankutty A.
    Kiran S.
    Palermo S.
    Li P.M.
    O'Mahony F.
    Cohen A.
    IEEE Journal of Solid-State Circuits, 2023, 58 (01) : 8 - 18
  • [22] A 52-Gb/s Sub-1-pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power Interconnects
    Wang C.
    Wang L.
    Zhang Z.
    Mahmoudabadi M.K.
    Shi W.
    Yue C.P.
    IEEE Open Journal of Circuits and Systems, 2021, 2 : 46 - 55
  • [23] A 52-Gb/s Sub-1pJ/bit PAM4 Receiver in 40-nm CMOS for Low-Power interconnects
    Wang, Can
    Zhu, Guang
    Zhang, Zhao
    Yue, C. Patrick
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C274 - C275