Efficient path selection for delay testing based on partial path evaluation

被引:27
|
作者
Tani, S [1 ]
Teramoto, M [1 ]
Fukazawa, T [1 ]
Matsuhiro, K [1 ]
机构
[1] NTT, Opt Network Syst Labs, Yokosuka, Kanagawa 2390847, Japan
关键词
D O I
10.1109/VTEST.1998.670867
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose an efficient path selection method for path delay testing. The proposed method selects a very small set of paths for delay testing that covers all paths. Path selection is done by judging which of two paths has the larger real delay by taking into account the ambiguity of calculated delay, caused by imprecise delay modeling as well as process disturbance. In order to make precise judgement under this ambiguity, the delays of only unshared segments between the two paths are evaluated. This is because the shared segments are presumed to have the same real delays on both paths. Experimental results show the method can select about one percent of the paths selected by a conventional method without decreasing fault coverage.
引用
收藏
页码:188 / 193
页数:6
相关论文
共 50 条
  • [31] Silicon evaluation of longest path avoidance testing for small delay defects
    Turakhia, Ritesh
    Daasch, W. Robert
    Ward, Mark
    Van Slyke, John
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 33 - +
  • [32] Longest Path Selection Based on Path Identifiers
    Pomeranz, Irith
    IEEE ACCESS, 2024, 12 : 14512 - 14520
  • [33] A delay efficient path selection strategy for mobile sink in wireless sensor networks
    Kaswan, Amar
    Azharuddin, Md
    Jana, Prasanta K.
    2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 168 - 173
  • [34] Minimum delay path selection in multi-homed systems with path asymmetry
    Ribeiro, Eduardo Parente
    Leung, Victor C. M.
    IEEE COMMUNICATIONS LETTERS, 2006, 10 (03) : 135 - 137
  • [35] Maximum delay computation for interdomain path selection
    Amigo, Isabel
    Vaton, Sandrine
    Chonavel, Thierry
    Larroca, Federico
    INTERNATIONAL JOURNAL OF NETWORK MANAGEMENT, 2012, 22 (02) : 162 - 179
  • [36] Energy efficient path selection in MANET
    Vyas, Pratik
    Tipkari, Mithilesh
    Pathania, Shivika
    2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 1 - 6
  • [37] A probabilistic model for path delay fault testing
    Su, CY
    Wu, CW
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (05) : 783 - 794
  • [38] Probabilistic model for path delay fault testing
    Su, Chih-Yuang
    Wu, Cheng-Wen
    2000, IIS, Taipei, Taiwan (16)
  • [39] Exploiting Deterministic TPG for Path Delay Testing
    李晓维
    Journal of Computer Science & Technology, 2000, (05) : 472 - 479
  • [40] Exploiting deterministic TPG for path delay testing
    Xiaowei Li
    Paul Y. S. Cheung
    Journal of Computer Science and Technology, 2000, 15 : 472 - 479