A systematic EHW approach to the evolutionary design of sequential circuits

被引:1
|
作者
Tao, Yanyun [1 ]
Zhang, Qing [3 ]
Zhang, Lijun [1 ]
Zhang, Yuzhen [2 ]
机构
[1] Soochow Univ, Sch Urban Rail Transportat, Suzhou 215137, Peoples R China
[2] Soochow Univ, Affiliated Hosp 1, Suzhou 215006, Peoples R China
[3] Shanghai Inst Technol, Sch Comp Sci & Informat Engn, Shanghai 201418, Peoples R China
关键词
Sequential circuit; State assignment; FSM; EHW method; Evolutionary strategy; Genetic programming; FINITE-STATE MACHINES; GENETIC ALGORITHM; LOGIC-CIRCUITS; ASSIGNMENT; OPTIMIZATION;
D O I
10.1007/s00500-015-1791-5
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The main difficulty in the evolutionary design of finite state machines (FSMs) is lack of effective systematic EHW approach. To accomplish the evolutionary design of FSMs, a systematic EHW method named genetic programming-evolutionary strategy (GP-ES), which is a combination of ES and GP, is proposed. ES optimizes the state assignment and provide them to GP for population generation; GP is responsible for evolving the combinational part of FSM, and feeding the fitness of population back to ES for the evaluation of corresponding state assignments. GP-ES is tested extensively on twenty FSMs from MCNC Library. The results demonstrate that the GP-ES-derived state assignments are more efficient than the ones of Xia, Ali, Almaini and NOVA in the evolutionary design of FSMs. The results also illustrate that the GP-ES is superior to conventional synthesis tools in terms of complexity reduction for the design of small and middle FSMs. GP-ES also performs well in comparison with 3SD-ES in most cases.
引用
收藏
页码:5025 / 5038
页数:14
相关论文
共 50 条
  • [31] A Matching Outputs Approach to Evolutionary Design of Polymorphic Self-Checking Circuits
    Bai, Lei
    Li, Xiang
    MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 4309 - 4312
  • [32] Evolutionary computation in the design of logic circuits
    Reis, Cecilia
    Machado, J. A. Tenreiro
    Cunha, J. Boaventura
    Pires, E. J. Solteiro
    2007 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS, VOLS 1-8, 2007, : 735 - +
  • [33] Additive sequential evolutionary design of experiments
    Balasko, B.
    Madar, J.
    Abonyi, J.
    ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING - ICAISC 2006, PROCEEDINGS, 2006, 4029 : 324 - 333
  • [34] A systematic approach towards fault-tolerant design of QCA circuits
    Kumar, Dharmendra
    Mitra, Debasis
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 98 (03) : 501 - 515
  • [35] A systematic approach towards fault-tolerant design of QCA circuits
    Dharmendra Kumar
    Debasis Mitra
    Analog Integrated Circuits and Signal Processing, 2019, 98 : 501 - 515
  • [36] Using Module-level Evolvable Hardware Approach in Design of Sequential Logic Circuits
    Tao, Yanyun
    Cao, Jian
    Zhang, Yuzhen
    Lin, Jiajun
    Li, Minglu
    2012 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2012,
  • [37] A Stepwise Dimension Reduction Approach to Evolutionary Design of Relative Large Combinational Logic Circuits
    Li, Zhifang
    Luo, Wenjian
    Wang, Xufa
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2008, 5216 : 47 - 58
  • [38] Optimal design of complementary metal-oxide-semiconductor analogue circuits: An evolutionary approach
    Ghosh, Sumalya
    Prasad, De Bishnu
    Kar, Rajib
    Mandal, Durbadal
    Mal, Ashis Kumar
    COMPUTERS & ELECTRICAL ENGINEERING, 2019, 80
  • [39] Design of Parity Preserving Reversible Sequential Circuits
    Abir, Md. Anwarul Islam
    Akhter, Arnisha
    Uddin, Md. Ashraf
    Islam, Md. Manowarul
    2016 5TH INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS AND VISION (ICIEV), 2016, : 1022 - 1027
  • [40] Design of Sequential Circuits in Multilayer QCA Structure
    Sen, Bibhash
    Goswami, Mrinal
    Some, Samik
    Sikdar, Biplab K.
    2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2013, : 21 - 25