Design and Implementation of Asymmetric Cascaded Multilevel Inverter with Optimal Components

被引:7
|
作者
Chittathuru, Dhanamjayulu [1 ]
Padmanaban, Sanjeevikumar [2 ]
Prasad, Ramjee [2 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Vellore, Tamil Nadu, India
[2] Aarhus Univ, Dept Business Dev & Technol, CTiF Global Capsule CGC, Herning, Denmark
关键词
multilevel inverter (MLI); total harmonic distortion (THD); pulse width modulation technique; SERIES CONNECTION; TOPOLOGY; VOLTAGE; HYBRID; CONVERTERS; NUMBER;
D O I
10.1080/15325008.2021.1970290
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel asymmetrical cascaded one-twenty-five level multilevel inverter is proposed with optimal components. The proposed inverter consists of three sub-cells connected asymmetrical configuration to generate a 125-level output voltage. The sub-cell comprises six power switches and two DC sources to produce five output voltage levels with symmetrical configuration. This paper presents the five, twenty-five, one-twenty five-level inverters with optimal components with very lower harmonics. The results of the proposed inverters are experimentally tested with linear and non-linear loads. During dynamic circumstances, the suggested inverters are extremely stable. The proposed inverters will generate a greater voltage level with nominal harmonics as per IEEE standards. A complete comparison is made with previously published similar MLIs with proposed twenty-five MLI. The Proposed MLI has several merits such as cost factor, optimal components, THD, and TSV. The proposed five, twenty-five, and one-twenty-five level inverters are experimentally implemented with the help of the dSPACE RTI1104 controller. The proposed inverters are well suited for grid-connected and renewable applications.
引用
收藏
页码:361 / 374
页数:14
相关论文
共 50 条
  • [1] Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology
    Mokhberdoran, Ataollah
    Ajami, Ali
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) : 6712 - 6724
  • [2] Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components
    Dhanamjayulu, Chittathuru
    Arunkumar, Gopal
    Pandian, Balakrishnan Jaganatha
    Padmanaban, Sanjeevikumar
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02)
  • [3] Novel design of cascaded multilevel inverter with reduced number of components
    Angara, Bhogeswara Rao
    Tripathi, M. M.
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [4] Design and Implementation of Symmetric and Asymmetric Structure for Multilevel Inverter
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Nayak, Ashwini Ku
    Mishra, Rabi Narayan
    2017 NATIONAL POWER ELECTRONICS CONFERENCE (NPEC), 2017, : 31 - 36
  • [5] Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components
    Farakhor, Amir
    Ahrabi, Rouzbeh Reza
    Ardi, Hossein
    Ravadanegh, Sajad Najafi
    IET POWER ELECTRONICS, 2015, 8 (06) : 1052 - 1060
  • [6] A New Basic Unit for Symmetric and Asymmetric Cascaded Multilevel Inverter with Reduced Number of Components
    Babaei, Ebrahim
    Sarbanzadeh, Maryam
    Hosseinzadeh, Mohammad Ali
    Cecati, Carlo
    PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, : 3147 - 3152
  • [7] Design and Verification of Improved Cascaded Multilevel Inverter Topology with Asymmetric DC Sources
    Tarmizi, Tarmizi
    Taib, Soib
    Desa, M. K. Mat
    JOURNAL OF POWER ELECTRONICS, 2019, 19 (05) : 1074 - 1086
  • [8] DESIGN AND IMPLEMENTATION OF MULTILEVEL INVERTER TOPOLOGY WITH REDUCED SWITCHING COMPONENTS
    Velayutham, Jayakumar
    Ramasamy, Karthikeyan
    COMPTES RENDUS DE L ACADEMIE BULGARE DES SCIENCES, 2024, 77 (01): : 91 - 100
  • [9] Direct ADC Controlled Asymmetric Cascaded Multilevel Inverter
    Shah, Maulik J.
    Pandya, Kartik S.
    Chauhan, Priyesh
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2022, 12 (04) : 9071 - 9077
  • [10] A Single Phase Cascaded Asymmetric Multilevel Inverter Topology
    Tanaji, Patil Rupali
    Sanjay, Patil Swapnil
    Patil, S. K.
    2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,