A high-performance embedded DSP core with novel SIMD features

被引：0

作者：

Derby, JH ^{[1
]}

Moreno, JH ^{[1
]}

机构：

[1] IBM Corp, Commun Res & Dev Ctr, Res Triangle Pk, NC 27709 USA

来源：

2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING | 2003年

关键词：

D O I：

暂无

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

A low-power, high-performance, compiler-friendly DSP core has been under development in the IBM Communications Research & Development Center, as part of its elite DSP project. This DSP incorporates instruction-level parallelism through the packing of multiple instructions in 64-bit long-instruction words, while data-level parallelism is realized through the use of SIMD techniques, such that SIMD operations can be applied to both dynamically composed vectors and packed vectors. Dynamic composition of vectors is made possible through the use of a vector pointer mechanism, which permits the addressing in a very flexible way of groups of four 16-bit elements in a large, multiport, scalar register file. This paper provides an overview of the architecture of this DSP core, with a focus on its SIMD features. We describe these features in some detail and discuss how they are used, with a block FIR filter and a radix-4 FFT taken as examples.

引用

页码：301 / 304

页数：4

共 50 条

[41] On tools for modeling high-performance embedded systems
Nambiar, A
Chaudhary, V
EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 360 - 370
[42] MICROPROCESSORS KOMDIV FOR HIGH-PERFORMANCE EMBEDDED SYSTEMS
Bobkov, S. G.
INFORMATION TECHNOLOGY IN INDUSTRY, 2019, 7 (03): : 5 - 9
[43] High-performance ROM design for embedded applications
Hu, L
Shao, Z
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 494 - 497
[44] An embedded processor: Is it ready for high-performance computing?
Arakawa, F.
INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2007, : 101 - 109
[45] High-performance timing simulation of embedded software
Schnerr, Juergen
Bringmann, Oliver
Viehl, Alexander
Rosenstiel, Wolfgang
2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 290 - +
[46] High-performance embedded morphological wavelet coding
Lazzaroni, F
Leonardi, R
Signoroni, A
IEEE SIGNAL PROCESSING LETTERS, 2003, 10 (10) : 293 - 295
[47] A scalable embedded DSP core for SoC applications
Panis, C
Hirnschrott, U
Farfeleder, S
Krall, A
Laure, G
Lazian, W
Nurmi, J
2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 85 - 88
[48] An Evaluation of High-Performance Embedded Processing on MPPAs
Zain-ul-Abdin
Svensson, Bertil
2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 235 - 235
[49] High-performance embedded architecture and compilation roadmap
De Bosschere, Koen
Luk, Wayne
Martorell, Xavier
Navarro, Nacho
O'Boyle, Mike
Pnevmatikatos, Dionisios
Ramirez, Alex
Sainrat, Pascal
Seznec, Andre
Stenstrom, Per
Temam, Olivier
Transactions on High-Performance Embedded Architectures and Compilers I, 2007, 4050 : 5 - 29
[50] Embedded reconfigurable logic core for DSP applications
Leijten-Nowak, K
van Meerbergen, JL
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 89 - 101

← 1 2 3 4 5 →