HIGH VOLTAGE NLDMOS WITH MULTIPLE-RESURF STRUCTURE TO ACHIEVE IMPROVED ON-RESISTANCE

被引:0
|
作者
Yang, Shao-Ming [1 ]
Hema, E. P. [1 ]
Mrinal, Aryadeep [1 ]
Amanullah, Md [1 ]
Sheu, Gene [1 ]
Chen, P. A. [2 ]
机构
[1] Asia Univ, Dept Comp Sci & Informat Engn, 500 Lioufeng Rd, Taichung 41354, Taiwan
[2] Nuvoton Technol Corp, Taichung, Taiwan
关键词
LDMOS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present high voltage NLDMOS structure with multiple RSEURF concepts. The NLDMOS is based on 0.35 mu m BCD process. The multiple RESURF device base on charge balance theory using P-top and N-top to achieve high breakdown voltage and low on-resistance. The 2D simulation result compares the conventional single RESURF NLDMOS structure and the new structure with multiple RESURF devices. The new device concept help to improve the on-resistance up to 20% were as keeping the breakdown voltage still in the acceptable range for 40V rated device. The 2D simulation is using by process simulator Tsuprem4 and Medici to verify the device concept and identify the electrical characteristics.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] Improved On-Resistance and Breakdown Voltage Vertical GaN-based Field Effect Transistors
    Sun, Zhonghao
    Huang, Huolin
    Shen, Rensheng
    Zhang, Zifeng
    Liang, Y. C.
    Hu, Lizhong
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1101 - 1103
  • [32] A New Structure for Lateral Double Diffused MOSFET to Control the Breakdown Voltage and the On-Resistance
    Meysam Zareiee
    Silicon, 2019, 11 : 3011 - 3019
  • [33] Improvement the Breakdown Voltage and the On-resistance in the LDMOSFET: Double Buried Metal Layers Structure
    Ali Shokouhi Shoormasti
    Abdollah Abbasi
    Ali A. Orouji
    Silicon, 2021, 13 : 2157 - 2164
  • [34] Improvement the Breakdown Voltage and the On-resistance in the LDMOSFET: Double Buried Metal Layers Structure
    Shokouhi Shoormasti, Ali
    Abbasi, Abdollah
    Orouji, Ali A.
    SILICON, 2021, 13 (07) : 2157 - 2164
  • [35] A New Structure for Lateral Double Diffused MOSFET to Control the Breakdown Voltage and the On-Resistance
    Zareiee, Meysam
    SILICON, 2019, 11 (06) : 3011 - 3019
  • [36] 100-V Class Two-step-oxide Field-Plate Trench MOSFET to Achieve Optimum RESURF Effect and Ultralow On-resistance
    Kobayashi, Kenya
    Kato, Hiroaki
    Nishiguchi, Toshifumi
    Shimomura, Saya
    Ohno, Tetsuya
    Nishiwaki, Tatsuya
    Aida, Kikuo
    Ichinoseki, Kentaro
    Oasa, Kohei
    Kawaguchi, Yusuke
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 99 - 102
  • [37] SJ-LDMOS with high breakdown voltage and ultra-low on-resistance
    Chen, W.
    Zhang, B.
    Li, Z.
    ELECTRONICS LETTERS, 2006, 42 (22) : 1314 - 1316
  • [38] GaN/Si Heterojunction VDMOS with High Breakdown Voltage and Low Specific On-Resistance
    Yang, Xin
    Duan, Baoxing
    Yang, Yintang
    MICROMACHINES, 2023, 14 (06)
  • [39] Accumulation-Mode High Voltage SOI LDMOS with Ultralow Specific On-resistance
    Wei, Jie
    Luo, Xiaorong
    Zhang, Yanhui
    Li, Pengcheng
    Zhou, Kun
    Li, Zhaoji
    Lei, Dameng
    He, Fanzhou
    Zhang, Bo
    2015 IEEE 27TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2015, : 185 - 188
  • [40] An ultralow on-resistance high-voltage SOI p-channel LDMOS
    Deng, Gaoqiang
    Wei, Jie
    Liu, Jianping
    Luo, Xiaorong
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 1029 - 1041