ILP Based Multithreaded Code Generation for Simulink Model

被引:5
|
作者
Huang, Kai [1 ,3 ]
Yu, Min [1 ]
Zhang, Xiaomeng [1 ]
Zheng, Dandan [1 ]
Xiu, Siwen [1 ]
Yan, Rongjie [2 ]
Huang, Kai [1 ,3 ]
Liu, Zhili [4 ]
Yan, Xiaolang [1 ]
机构
[1] Zhejiang Univ, Inst VLSI Design, Hangzhou, Zhejiang, Peoples R China
[2] Chinese Acad Sci, Inst Software, Comp Sci Lab, Beijing 100864, Peoples R China
[3] Tech Univ Munich, Dept Informat 6, D-80290 Munich, Germany
[4] Hangzhou C SKY Co Ltd, Hangzhou, Zhejiang, Peoples R China
来源
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2014年 / E97D卷 / 12期
基金
美国国家科学基金会;
关键词
code generation; ILP; task mapping; scheduling; Simulink; ARCHITECTURAL SUPPORT; MULTIPROCESSOR SOC; DESIGN FLOW;
D O I
10.1587/transinf.2014PAP0015
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing complexity of embedded applications and the prevalence of multiprocessor system-on-chip (MPSoC) introduce a great challenge for designers on how to achieve performance and programmability simultaneously in embedded systems. Automatic multithreaded code generation methods taking account of performance optimization techniques can be an effective solution. In this paper, we consider the issue of increasing processor utilization and reducing communication cost during multithreaded code generation from Simulink models to improve system performance. We propose a combination of three-layered multithreaded software with Integer Linear Programming (ILP) based design-time mapping and scheduling policies to get optimal performance. The hierarchical software with a thread layer increases processor usage, while the mapping and scheduling policies formulate a group of integer linear programming formulations to minimize communication cost as well as to maximize performance. Experimental results demonstrate the advantages of the proposed techniques on performance improvements.
引用
收藏
页码:3072 / 3082
页数:11
相关论文
共 50 条
  • [41] Code generation in the polytope model
    Griebl, M
    Lengauer, C
    Wetzel, S
    1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 1998, : 106 - 111
  • [42] A Simulink Model of an Active Island Detection Technique for Inverter-Based Distributed Generation
    Khan, Faisal
    Massoud, A.
    Gastli, A.
    2013 7TH IEEE GCC CONFERENCE AND EXHIBITION (GCC), 2013, : 315 - 319
  • [43] Detection of Concurrency Errors in Multithreaded Applications Based on Static Source Code Analysis
    Giebas, Damian
    Wojszczyk, Rafal
    IEEE ACCESS, 2021, 9 : 61298 - 61323
  • [44] An approach to translate legacy 'C' code to Simulink® model using XML
    Kotekar, Chethan
    THEORY OF MODELING AND SIMULATION: DEVS INTEGRATIVE M&S SYMPOSIUM 2012 (DEVS 2012), 2012, 44 (04): : 261 - 265
  • [45] DAISY, an RER model based interface for RDB to ILP
    Shimazu, K
    Momma, A
    Furukawa, K
    CONCEPTUAL MODELING - ER 2003, PROCEEDINGS, 2003, 2813 : 390 - 404
  • [46] Automatic generation of VHDL code for self-timed circuits from simulink specifications
    Tranchero, Maurizio
    Reyneri, Leonardo M.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 287 - 290
  • [47] A source code based model to generate GUI - GUI generation based on source code with declarative language extensions
    Monteiro, Marco
    Oliveira, Paula
    Goncalves, Ramiro
    ICSOFT 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON SOFTWARE AND DATA TECHNOLOGIES, VOL PL/DPS/KE, 2008, : 21 - +
  • [48] Efficient Hardware-in-the-Loop Models Using Automatic Code Generation with MATLAB/Simulink
    Saralegui, Roberto
    Sanchez, Alberto
    de Castro, Angel
    ELECTRONICS, 2023, 12 (13)
  • [49] Communication-oriented performance optimisation during code generation from Simulink models
    Yan, Rongjie
    Yu, Min
    Huang, Kai
    Zhang, Xiaomeng
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2014, 6 (2-3) : 124 - 134
  • [50] A modeling and code generation framework for critical embedded systems design: From Simulink down to VHDL and Ada/C code
    Lanoe, Mickael
    Bordin, Matteo
    Heller, Dominique
    Coussy, Philippe
    Chavet, Cyrille
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 742 - 745