Simulation based feasibility study of Junction Vertical Slit Field-Effect Transistor (JVeSFET)

被引：0

作者：

Pfitzner, Andrzej ^{[1
]}

Staniewski, Michal ^{[2
]}

Strzyga, Michal ^{[2
]}

机构：

[1] Warsaw Univ Sci & Technol, Inst Mikroelekt & Optoelekt, PL-00662 Warsaw, Poland

[2] Warsaw Univ Sci & Technol, Wydzial Elekt & Tech Informacyjnych, PL-00662 Warsaw, Poland

来源：

PRZEGLAD ELEKTROTECHNICZNY | 2010年 / 86卷 / 11A期

关键词：

JFET; Vertical-Slit Transistor Integrated Circuit; JVeSFET; SOI TECHNOLOGY;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents simulated DC characteristics of deep-submicron JFETs conforming to the principle of extreme layout regularity, that is a foundation of a new Vertical Slit geometry ICs (VeSTICs) vision proposed in [4]. Exploration of parameter space of this fully symmetrical dual gate JVeSFETs has been performed. As a conclusion an assessment of applicability of these devices in nano-size era SoCs is proposed.

引用

页码：59 / 63

页数：5

共 50 条

[41] MODELING OF THE SILICON FLOATING GATE JUNCTION FIELD-EFFECT TRANSISTOR
MATSON, EA
SECH, OV
RADIOTEKHNIKA I ELEKTRONIKA, 1990, 35 (05): : 1107 - 1109
[42] APPROXIMATION OF JUNCTION FIELD-EFFECT TRANSISTOR CHARACTERISTICS BY A HYPERBOLIC FUNCTION
TAKI, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) : 724 - 726
[43] DRAIN-SOURCE CAPACITY OF JUNCTION FIELD-EFFECT TRANSISTOR
MISRA, M
PRASAD, HC
SOLID-STATE ELECTRONICS, 1972, 15 (03) : 325 - &
[44] DUAL JUNCTION FIELD-EFFECT TRANSISTOR AS A COMPARATOR OF SMALL CURRENTS
JANKA, K
REVIEW OF SCIENTIFIC INSTRUMENTS, 1984, 55 (02): : 250 - 252
[45] Sandwich double gate vertical tunneling field-effect transistor
Wang, Ying
Zhang, Wen-hao
Yu, Cheng-hao
Cao, Fei
SUPERLATTICES AND MICROSTRUCTURES, 2016, 93 : 138 - 143
[46] Modeling of a vertical tunneling graphene heterojunction field-effect transistor
Kumar, S. Bala
Seol, Gyungseon
Guo, Jing
APPLIED PHYSICS LETTERS, 2012, 101 (03)
[47] Simulation of Phosphorene Field-Effect Transistor at the Scaling Limit
Cao, Xi
Guo, Jing
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (02) : 659 - 665
[48] HARMONIC DISTORTION IN JUNCTION FIELD-EFFECT TRANSISTOR WITH FIELD-DEPENDENT MOBILITY
FAIR, RB
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1972, ED19 (01) : 9 - &
[49] FIELD-EFFECT TRANSISTOR
GULDENPFENNIG, P
ELEKTROTECHNISCHE ZEITSCHRIFT B-AUSGABE, 1968, 20 (17): : 474 - +
[50] Study of contact resistance with PtPc buffer layer in vertical organic field-effect transistor
Verma, Ritu
Srivastava, Ritu
ENGINEERING RESEARCH EXPRESS, 2019, 1 (01):

← 1 2 3 4 5 →