Assessment of through-silicon-vias with different configurations of ground vias and accounting for substrate losses

被引:1
|
作者
Rodriguez-Velasquez, Yojanes [1 ]
Murphy-Arteaga, Roberto S. [1 ]
Torres-Torres, Reydezel [1 ]
机构
[1] Inst Nacl Astrofis Opt & Electr, Elect Dept, Puebla 72840, Mexico
关键词
EM modelling; equivalent circuit; impedance; S-parameters; through-silicon via; COMPUTATIONAL ELECTROMAGNETICS CEM; SELECTIVE VALIDATION FSV; FINE-PITCH; NANOSCALE; MODEL; TSVS;
D O I
10.1002/mmce.22811
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This article presents an S-parameter based equivalent circuit implementation for performing CAD-oriented RF simulations of through-silicon-vias (TSVs) in SPICE. In this regard, the accurate representation of TSVs in silicon dies exhibiting different conductivity and varying number of ground vias used as the return path is achieved. Moreover, it is demonstrated that the equivalent circuit can be cascaded to represent TSVs passing through several chips, provided that the transition bumps are included in the model. The proposal shows advantages over directly using tabular S-parameters, and substantially reduces the simulation time when compared with 3D electromagnetic solvers.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] On the Futility of Thermal Through-Silicon-Vias
    Chou, Chung-Han
    Tsai, Nien-Yu
    Yu, Hao
    Shi, Yiyu
    Chien, Jui-Hung
    Chang, Shih-Chieh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [2] On the Futility of Thermal Through-Silicon-Vias
    Chou, Chung-Han
    Tsai, Nien-Yu
    Yu, Hao
    Shi, Yiyu
    Chien, Jui-Hung
    Chang, Shih-Chieh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [3] Managing Losses in Through Silicon Vias with Different Return Current Path Configurations
    Curran, Brian
    Ndip, Ivan
    Guttovski, Stephan
    Reichl, Herbert
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 206 - +
  • [4] FIB/SEM Structural Analysis Of Through-Silicon-Vias
    Bender, H.
    Drijbooms, C.
    Radisic, A.
    FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2011, 2011, 1395
  • [5] Superconducting TiN through-silicon-vias for quantum technology
    Grigoras, K.
    Simbierowicz, S.
    Gronberg, L.
    Govenius, J.
    Vesterinen, V.
    Prunnila, M.
    Hassel, J.
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 81 - 82
  • [6] Reliability of through-silicon-vias (TSVs) with benzocyclobutene liners
    Chen, Qianwen
    Yu, Wuyang
    Huang, Cui
    Tan, Zhimin
    Wang, Zheyao
    MICROELECTRONICS RELIABILITY, 2013, 53 (05) : 725 - 732
  • [7] Electrical Characterization of 3D Through-Silicon-Vias
    Liu, F.
    Gu, X.
    Jenkins, K. A.
    Cartier, E. A.
    Liu, Y.
    Song, P.
    Koester, S. J.
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1100 - 1105
  • [8] Thermal Annealing Effects on Copper Microstructure in Through-Silicon-Vias
    Song, Yaqin
    Abbaspour, Reza
    Bakir, Muhannad S.
    Sitaraman, Suresh K.
    2016 15TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2016, : 91 - 95
  • [9] Analysis and evaluation of noise coupling between through-silicon-vias
    Araga, Yuuki
    Watanabe, Naoya
    Shimamoto, Haruo
    Kikuch, Katsuya
    IEICE ELECTRONICS EXPRESS, 2021, 18 (11):