High-Speed, Low-Latency In-Vehicle Network Based on the Bus Topology for Autonomous Vehicles: Automotive Networking and Applications

被引:8
|
作者
Choi, Eunmin [1 ]
Song, Hoseung [1 ]
Kang, Suwon [2 ,3 ]
Choi, Ji-Woong [1 ,4 ]
机构
[1] Daegu Gyeongbuk Inst Sci & Technol, Informat & Commun Engn Dept, Daegu 42988, South Korea
[2] VSI Inc, Seoul 05836, South Korea
[3] GCT Semicond, Engn, San Jose, CA USA
[4] Stanford Univ, Stanford, CA 94305 USA
来源
IEEE VEHICULAR TECHNOLOGY MAGAZINE | 2022年 / 17卷 / 01期
关键词
Topology; Data communication; Real-time systems; Ethernet; Transmitters; Equalizers; Reflection;
D O I
10.1109/MVT.2021.3128876
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-speed and low-latency data transmission is a crucial requirement of in-vehicle networks (IVNs), primarily to support connected and autonomous vehicles (CAVs), which require many sensors, cameras, and critical/safety data transmissions. To improve network performance for next-generation IVNs and reduce the wire harnesses complexity, bus topology-based IVNs, e.g., 10BASE-T1S and the controller area network with extended length (CAN-XL), have been proposed. However, their performance is insufficient with respect to data rates and latency to support next-generation IVN requirements. In this article, we propose technical methods to improve the performance of bus topology-based IVNs for next-generation IVNs, providing high-speed and low-latency data transmission with wideband and high-order modulated signaling by employing equalizers and ultralow latency for critical data transmission via a preemption method within round-robin transmission. © 2005-2012 IEEE.
引用
收藏
页码:74 / 84
页数:11
相关论文
共 50 条
  • [21] A High-Speed Low-Power Low-Latency Pipelined ROM-Less DDFS
    Hatai, Indranil
    Chakrabarti, Indrajit
    ADVANCED COMPUTING, PT III, 2011, 133 : 108 - 119
  • [22] An Efficient High-Throughput and Low-Latency SYN Flood Defender for High-Speed Networks
    Duc-Minh Ngo
    Cuong Pham-Quoc
    Tran Ngoc Thinh
    SECURITY AND COMMUNICATION NETWORKS, 2018,
  • [23] A high-speed and low-latency hardware implementation of RC4 cryptographic algorithm
    Sun, Caiban
    Liu, Wenrui
    Cheng, Jiafeng
    Sun, Nengyuan
    Peng, Zhaokang
    Sha, Heng
    Yu, Weize
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (12) : 5980 - 5996
  • [24] High-Speed and Low-Latency 3D Fluorescence Imaging for Robotic Microscope
    Yamato, Kazuki
    Iuchi, Masatoshi
    Oku, Hiromasa
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2022, 34 (05) : 1164 - 1174
  • [25] Silicon-based all-optical logic gates and memories for low-latency, high-speed cryptography
    Agha, Imad
    2018 IEEE PHOTONICS CONFERENCE (IPC), 2018,
  • [26] High-speed and Low-Latency Ocular Parallax Rendering Improves Binocular Fusion in Stereoscopic Vision
    Mikawa, Yuri
    Fujiwara, Masahiro
    Makino, Yasutoshi
    Shinoda, Hiroyuki
    2023 IEEE CONFERENCE ON VIRTUAL REALITY AND 3D USER INTERFACES ABSTRACTS AND WORKSHOPS, VRW, 2023, : 735 - 736
  • [27] Heuristic optimizations for high-speed low-latency online map matching with probabilistic sequence models
    Jagadeesh, George R.
    Srikanthan, Thambipillai
    2016 IEEE 19TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), 2016, : 2565 - 2570
  • [28] Energy Efficiency Optimization of Ultra-Reliable Low-Latency Communication for High-Speed Rail
    Qiao, Yuanyuan
    Niu, Yong
    Chen, Sheng
    Zhong, Zhangdui
    Zhang, Changming
    Wang, Ning
    Ai, Bo
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2024, 73 (11) : 16638 - 16653
  • [29] LOW-LATENCY, HIGH-SPEED NUMERICALLY CONTROLLED OSCILLATOR USING PROGRESSION-OF-STATES TECHNIQUE
    THOMPSON, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (01) : 113 - 117
  • [30] Low-voltage low-power topology for high-speed applications
    Foroudi, N
    Fulga, S
    Suppiah, P
    Peirce, JNM
    PROCEEDINGS OF THE 2001 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2001, : 135 - 138