A Passive Equalizer Design for On-Interposer Differential Interconnects in 2.5D/3D ICs

被引：0
|
作者：
Zhao, Wen-Sheng [1 ]
Fu, Kai [1 ]
Wang, Gaofeng [1 ]
机构：
[1] Hangzhou Dianzi Univ, Sch Elect & Informat, Hangzhou 310018, Peoples R China
来源：
2019 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT2019) | 2019年
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper introduce a passive equalizer for compensating the frequency characteristics of on-interposer differential interconnects in TSV-based 3-D ICs. To facilitate the design of the equalizer, we develop a simplified odd-mode circuit model, which only consists of four elements. The simplified model can capture the electrical performance of the differential interconnects quickly and accurately up to 20 GHz. Then, the equalizer parameters are designed by using the time-domain inter-symbol interference (ISI) cancellation method, and then used for extracting the geometrical parameters. The functionality of the passive equalizer is validated in both frequency- and time-domain.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] Power Integrity Comparison of Off-chip, On-interposer, On-chip Voltage Regulators in 2.5D/3D ICs
    Kim, Subin
    Cho, Kyungjun
    Park, Shinyoung
    Park, Hyunwook
    Kim, Seongguk
    Jeong, Seungtaek
    Son, Kyungjune
    Kim, Joungho
    2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
  • [2] Photonic Interconnects for Interposer-based 2.5D/3D Integrated Systems on a Chip
    Grani, Paolo
    Proietti, Roberto
    Akella, Venkatesh
    Ben Yoo, S. J.
    MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2016, : 377 - 386
  • [3] IO circuit design for 2.5D through-silicon-interposer interconnects
    Jawed, Syed Arsalan
    Afridi, Sohaib Saadat
    Anjum, Muhammad Arslan
    Khan, Khubaib
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (03) : 376 - 391
  • [4] Pathfinding Methodology for Optimal Design and Integration of 2.5D/3D Interconnects
    Yazdani, Farhang
    Park, John
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1667 - 1672
  • [5] Power Comparison of 2D, 3D and 2.5D Interconnect Solutions and Power Optimization of Interposer Interconnects
    Karim, M. Ataul
    Franzon, Paul D.
    Kumar, Anil
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 860 - 866
  • [6] Boundary scan based interconnect testing design for silicon interposer in 2.5D ICs
    Deng, Libao
    Sun, Ning
    Fu, Ning
    INTEGRATION-THE VLSI JOURNAL, 2020, 72 : 171 - 182
  • [7] Pre-Bond Testing of the Silicon Interposer in 2.5D ICs
    Wang, Ran
    Li, Zipeng
    Kannan, Sukeshwar
    Chakrabarty, Krishnendu
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 978 - 983
  • [8] Defect Localization in Through-Si-Interposer Based 2.5D ICs
    Gourikutty, Sajay Bhuvanendran Nair
    Chow, Yew Meng
    Alton, Jesse
    Umralkar, Ratan Bhimrao
    Bai, Haonan
    Chua, Kok Keng
    Bhattacharya, Surya
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1180 - 1185
  • [9] Flexible Interconnect in 2.5D ICs to Minimize the Interposer's Metal Layers
    Seemuth, Daniel P.
    Davoodi, Azadeh
    Morrow, Katherine
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 372 - 377
  • [10] Design and Analysis of On-interposer Active Power Distribution Network for an Efficient Simultaneous Switching Noise Suppression in 2.5D IC
    Kim, Subin
    Kim, Youngwoo
    Cho, Kyungjun
    Song, Jinwook
    Kim, Joungho
    2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
12345