A Fully-Digital EM Pulse Detector

被引:0
|
作者
El-Baze, David [1 ]
Rigaud, Jean-Baptiste [1 ]
Maurine, Philippe [2 ]
机构
[1] Mines St Etienne, St Etienne, France
[2] LIRMM, Montpellier, France
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
ElectroMagnetic Pulse Injection (EMPI) has recently been demonstrated to be an efficient fault injection technique with many advantages especially when considering security issues of Systems on Chip (SoC) embedded on ball grid array packages, i.e. when adversaries do not have an easy access to the backside. EMPI must therefore be considered as a real threat against smartcards and SoC from now on. Among the usual countermeasures against fault attacks, one can identify the use of embedded sensors. If one can find voltage glitch or laser shot detectors in the literature, there is only one proposal which puts forward the idea of detecting ElectroMagnetic Pulse (EMP). However, this former sensor requires a fine tuning of some timing characteristics and, as a result, its use appears complex and even impractical within a SoC which are heterogeneous by nature and designed by worldwide teams. Within this context, this paper introduces and experimentally validates a new sensor allowing to detect EMP. Because the sensor is fully digital, it is low cost and above all fully compliant with the standard design flow of SoC.
引用
收藏
页码:439 / 444
页数:6
相关论文
共 50 条
  • [21] A fully-digital ISFET front-end with In-Pixel ΣΔ Modulation
    Cacho-Soblechero, Miguel
    Lande, Tor Sverre
    Georgiou, Pantelis
    [J]. 2018 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS): ADVANCED SYSTEMS FOR ENHANCING HUMAN HEALTH, 2018, : 73 - 76
  • [22] A fully-digital processing approach for radar IF signal direct quadrature sampling
    Xiang, JB
    Ma, XY
    [J]. ICR '96 - 1996 CIE INTERNATIONAL CONFERENCE OF RADAR, PROCEEDINGS, 1996, : 413 - 416
  • [23] Fully-Digital Time based ADC/TDC in 0.18μm CMOS
    Sharma, Vineet
    Jain, Nupur
    Mishra, Biswajit
    [J]. 2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [24] Calibrating a 4-channel Fully-Digital 60 GHz SDR
    Dhananjay, Aditya
    Zheng, Kai
    Haarla, Jaakko
    Iotti, Lorenzo
    Mezzavilla, Marco
    Shasha, Dennis
    Rangan, Sundeep
    [J]. PROCEEDINGS OF THE FOURTEENTH ACM INTERNATIONAL WORKSHOP ON WIRELESS NETWORK TESTBEDS, EXPERIMENTAL EVALUATION & CHARACTERIZATION (WINTECH '20), 2020, : 40 - 47
  • [25] Fully-digital low-frequency lock-in amplifier for photoluminescence measurements
    Pollastrone, Fabio
    Piccinini, Massimo
    Pizzoferrato, Roberto
    Palucci, Antonio
    Montereali, Rosa Maria
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 67 - 76
  • [26] SPCTRE: sparsity-constrained fully-digital reservoir computing architecture on FPGA
    Abe, Yuki
    Nishida, Kohei
    Ando, Kota
    Asai, Tetsuya
    [J]. INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2024, 39 (02) : 197 - 213
  • [27] An Online Fully-digital Calibration of Leakage Noise in MASH Continuous Time ΔΣ modulators
    Kanagaraj, Sudharsan
    Farahani, Bahar Jalali
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1632 - 1635
  • [28] Fully-digital low-frequency lock-in amplifier for photoluminescence measurements
    Fabio Pollastrone
    Massimo Piccinini
    Roberto Pizzoferrato
    Antonio Palucci
    Rosa Maria Montereali
    [J]. Analog Integrated Circuits and Signal Processing, 2023, 115 : 67 - 76
  • [29] Fully-Digital Oscillatory Associative Memories Enabled by Non-volatile Logic
    Calayir, Vehbi
    Pileggi, Larry
    [J]. 2013 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2013,
  • [30] Fully-Digital Blind Compensation of Non-Linear Distortions in Wideband Receivers
    Vansebrouck, Raphael
    Jabbour, Chadi
    Jamin, Olivier
    Desgreys, Patricia
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (08) : 2112 - 2123