Fully-Digital Oscillatory Associative Memories Enabled by Non-volatile Logic

被引:0
|
作者
Calayir, Vehbi [1 ]
Pileggi, Larry [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
关键词
SYNCHRONIZATION; SYNAPSE; DEVICE;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Due to its brain-like parallel processing, neurocomputing has been regarded as intriguing alternative to traditional von Neumann architectures for such applications as image processing, pattern recognition, and associative memory. Associative memories based on neurocomputing attempt to mimic the human brain via a parallel network of coupled artificial neurons. Oscillatory neural networks (ONNs) have been proposed for such purposes; however, CMOS-based implementations would be inefficient due to the corresponding circuit complexity of oscillators and phase-locking mechanisms. In addition, programmability of the synaptic weights would require numerous reconfigurable, complex analog circuits that represent an impractical power and area overhead. In this paper we propose a fully-digital ONN architecture that is enabled by non-volatile logic. Using a newly proposed all-magnetic logic family, mLogic, we demonstrate the efficacy of digitizing the oscillators and phase relationships by exploiting the inherent storage. We perform a device-level simulation-based comparison of mLogic and 32nm CMOS for a fully-interconnected 60-neuron system, and show approximately 15x area improvement and 18x power improvement that would be achieved for a large system with 100k neurons.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Harnessing Ferroelectrics for Non-volatile Memories and Logic
    Gupta, Sumeet Kumar
    Wang, Danni
    George, Sumitha
    Aziz, Ahmedullah
    Li, Xueqing
    Datta, Suman
    Narayanan, Vijaykrishnan
    [J]. PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2017, : 29 - 34
  • [2] A fully symmetrical sense amplifier for non-volatile memories
    Bedeschi, F
    Bonizzoni, E
    Khouri, O
    Resta, C
    Torelli, G
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 625 - 628
  • [3] Making Non-Volatile Nanomagnet Logic Non-Volatile
    Dingler, Aaron
    Kurtz, Steve
    Niemier, Michael
    Hu, Xiaobo Sharon
    Csaba, Gyorgy
    Nahas, Joseph
    Porod, Wolfgang
    Bernstein, Gary
    Li, Peng
    Sankar, Vjiay Karthik
    [J]. 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 476 - 485
  • [4] ERASABLE NON-VOLATILE MEMORIES
    JAVETSKI, J
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1982, 24 (13): : 37 - 40
  • [5] Emerging Hybrid Logic Circuits based on Non-Volatile Magnetic Memories
    Zhao, Weisheng
    Prenat, Guillaume
    Klein, Jacques-Olivier
    Dieny, Bernard
    Chappert, Claude
    Ravelosona, Dafine
    [J]. 2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
  • [6] A Fully Non-Volatile Reconfigurable Magnetic Arithmetic Logic Unit Based on Majority Logic
    Rangaprasad, Sreevatsan
    Joshi, Vinod Kumar
    [J]. IEEE ACCESS, 2023, 11 : 118944 - 118961
  • [7] Emulation of Non-volatile Digital Logic for Batteryless Intermittent Computing
    Ruffini, Simone
    Yildirim, Kasim Sinan
    Brunelli, Davide
    [J]. PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 927 - 932
  • [8] Non-Volatile Memories for Removable Media
    Micheloni, Rino
    Picca, Massimiliano
    Amato, Stefano
    Schwalm, Helmut
    Scheppler, Michael
    Commodar, Stefano
    [J]. PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 148 - 160
  • [9] Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories
    Zhao, Weisheng
    Moreau, Mathieu
    Deng, Erya
    Zhang, Yue
    Portal, Jean-Michel
    Klein, Jacques-Olivier
    Bocquet, Marc
    Aziza, Hassen
    Deleruyelle, Damien
    Muller, Christophe
    Querlioz, Damien
    Ben Romdhane, Nesrine
    Ravelosona, Dafine
    Chappert, Claude
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (02) : 443 - 454
  • [10] A BIST scheme for non-volatile memories
    Olivo, P
    Dalpasso, M
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2): : 139 - 144