Emulation of Non-volatile Digital Logic for Batteryless Intermittent Computing

被引:0
|
作者
Ruffini, Simone [1 ]
Yildirim, Kasim Sinan [1 ]
Brunelli, Davide [2 ]
机构
[1] Univ Trento, Dept Informat Engn & Comp Sci, Trento, Italy
[2] Univ Trento, Dept Ind Engn, Trento, Italy
关键词
intermittent computing; non-volatile digital logic; fpga; emulation; PERFORMANCE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recent engineering efforts gave rise to the emergence of devices that operate only by harvesting power from ambient energy sources, such as radiofrequency and solar energy. Due to the sporadic ambient energy sources, frequent power failures are inevitable for these devices that rely only on energy harvesting. These devices lose the values maintained in volatile hardware state elements upon a power failure. This situation leads to intermittent execution, which prevents the forward progress of computing operations. To countermeasure power failures, these devices require non-volatile memory elements, e.g., FRAM, to store the computational state. However, hardware designers can only represent volatile state elements using FPGAs in the market and current hardware description languages. As of now, there is no existing solution to fast-prototype non-volatile digital logic. This paper enables FPGA-based emulation of any custom nonvolatile digital logic for intermittent computing. Therefore, our proposal can be a standard part of the current FPGA libraries provided by the vendors to design and validate future non-volatile logic designs targeting intermittent computing.
引用
收藏
页码:927 / 932
页数:6
相关论文
共 50 条
  • [1] NORM: An FPGA-based Non-volatile Memory Emulation Framework for Intermittent Computing
    Ruffini, Simone
    Caronti, Luca
    Yildirim, Kasim Sinan
    Brunelli, Davide
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (04)
  • [2] NvMR: Non-Volatile Memory Renaming for Intermittent Computing
    Bhattacharyya, Abhishek
    Somashekhar, Abhijith
    Miguel, Joshua San
    [J]. PROCEEDINGS OF THE 2022 THE 49TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '22), 2022, : 1 - 13
  • [3] Making Non-Volatile Nanomagnet Logic Non-Volatile
    Dingler, Aaron
    Kurtz, Steve
    Niemier, Michael
    Hu, Xiaobo Sharon
    Csaba, Gyorgy
    Nahas, Joseph
    Porod, Wolfgang
    Bernstein, Gary
    Li, Peng
    Sankar, Vjiay Karthik
    [J]. 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 476 - 485
  • [4] CMAT Non-Volatile Spintronic Computing: Complementary MTJ Logic
    Friedman, Joseph S.
    [J]. SPINTRONICS IX, 2016, 9931
  • [5] Building emulation framework for non-volatile memory
    Zhu, Guoliang
    Lu, Kai
    Wang, Xiaoping
    Dong, Yong
    [J]. 2017 IEEE 37TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS (ICDCSW), 2017, : 330 - 333
  • [6] Building Emulation Framework for Non-Volatile Memory
    Zhu, Guoliang
    Lu, Kai
    Wang, Xiaoping
    Zhou, Xu
    Shi, Zhan
    [J]. IEEE ACCESS, 2017, 5 : 21574 - 21584
  • [7] FinFET CMOS logic gates with non-volatile states for reconfigurable computing systems
    Chiang, Yu-Fan
    Chien, Wei-Yu
    Chih, Yue-Der
    Chang, Jonathan
    Lin, Chrong Jung
    King, Ya-Chin
    [J]. INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 97 - 103
  • [8] Ferroelectric non-volatile logic devices
    Fujimori, Y
    Nakamura, T
    Takasu, H
    Kimura, H
    Hanyu, T
    Kameyama, M
    [J]. INTEGRATED FERROELECTRICS, 2003, 56 : 1003 - 1012
  • [9] Ferroelectric non-volatile logic devices
    Takasu, H
    Fujimori, Y
    Nakamura, T
    Kimura, H
    Hanyu, T
    Kameyama, M
    [J]. INTEGRATED FERROELECTRICS, 2004, 61 : 83 - 88
  • [10] Fully-Digital Oscillatory Associative Memories Enabled by Non-volatile Logic
    Calayir, Vehbi
    Pileggi, Larry
    [J]. 2013 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2013,