Emerging Hybrid Logic Circuits based on Non-Volatile Magnetic Memories

被引:0
|
作者
Zhao, Weisheng [1 ]
Prenat, Guillaume [2 ]
Klein, Jacques-Olivier [1 ]
Dieny, Bernard [2 ]
Chappert, Claude [1 ]
Ravelosona, Dafine [1 ]
机构
[1] Univ Paris Sud, IEF, CNRS, F-91405 Orsay, France
[2] Spintec, CEA, INAC, F-98054 Grenoble, France
关键词
Hybrid logic; 3D integration; MRAM; Non-Volatile; Memory-in-logic; Non-volatile; Flip-Flop; distributed memory cell; SPIN; ARCHITECTURE; MRAM; CACHE; RAM;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
As the technology node shrinks down to 90 nm and below, high power becomes one of the major critical issues for CMOS high-speed computing circuits (e. g. logic and cache memory) due to the increasing leakage currents and data traffic. Emerging non-volatile memories are under intense investigation to bring the non-volatility into the logic circuits and then eliminate completely the standby power issue. Thanks to its quasi-infinite endurance, high speed and easy 3D integration at the back-end process of CMOS IC fabrication, Magnetic RAM (MRAM) is considered as one of the most promising candidates. A number of hybrid MRAM/CMOS logic circuits have been proposed and prototyped successfully in the last years. In this introduction paper for the invited special session at NEWCAS 2013, we present an overview and current status of these logic circuits and discuss their potential applications in the future.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Emerging non-volatile memories: magnetic and resistive technologies
    Dieny, B.
    Jagadish, Chennupati
    [J]. JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2013, 46 (07)
  • [2] Harnessing Ferroelectrics for Non-volatile Memories and Logic
    Gupta, Sumeet Kumar
    Wang, Danni
    George, Sumitha
    Aziz, Ahmedullah
    Li, Xueqing
    Datta, Suman
    Narayanan, Vijaykrishnan
    [J]. PROCEEDINGS OF THE EIGHTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2017, : 29 - 34
  • [3] Test and Reliability of Emerging Non-Volatile Memories
    Hamdioui, Said
    Pouyan, Peyman
    Li, Huawei
    Wang, Ying
    Raychowdhur, Arijit
    Yoon, Insik
    [J]. 2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 170 - 178
  • [4] Overview and outlook of emerging non-volatile memories
    Mengwei Si
    Huai-Yu Cheng
    Takashi Ando
    Guohan Hu
    Peide D. Ye
    [J]. MRS Bulletin, 2021, 46 : 946 - 958
  • [5] Overview of emerging semiconductor non-volatile memories
    Fujisaki, Yoshihisa
    [J]. IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 908 - 925
  • [6] Hardware Trojans in Emerging Non-Volatile Memories
    Khan, Mohammad Nasim Imtiaz
    Nagarajan, Karthikeyan
    Ghosh, Swaroop
    [J]. 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 396 - 401
  • [7] SEE and TID of emerging non-volatile memories
    Nguyen, DN
    Scheick, LZ
    [J]. 2002 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2002, : 62 - 66
  • [8] Magnetic nanostructures for non-volatile memories
    Soltys, J.
    Gazi, S.
    Fedor, J.
    Tobik, J.
    Precner, M.
    Cambel, V.
    [J]. MICROELECTRONIC ENGINEERING, 2013, 110 : 474 - 478
  • [9] Non-volatile magnonic logic circuits engineering
    Khitun, Alexander
    Wang, Kang L.
    [J]. JOURNAL OF APPLIED PHYSICS, 2011, 110 (03)
  • [10] Test Challenges and Solutions for Emerging Non-Volatile Memories
    Khan, Mohammad Nasim Imtiaz
    Ghosh, Swaroop
    [J]. 2018 IEEE 36TH VLSI TEST SYMPOSIUM (VTS 2018), 2018,