共 50 条
- [1] Lessons learned from parallelizing and optimizing simulation software in a multi-DSP environment [J]. 1ST AUSTRIAN-HUNGARIAN WORKSHOP ON DISTRIBUTED AND PARALLEL SYSTEMS, PROCEEDINGS, 1996, 1996 (09): : 147 - 154
- [2] A multi-DSP based simulator for architecture and high density algorithm exploration [J]. Proceedings of the INMIC 2005: 9th International Multitopic Conference - Proceedings, 2005, : 458 - 462
- [3] Fast signature segmentation on a multi-DSP architecture [J]. PARALLEL AND DISTRIBUTED METHODS FOR IMAGE PROCESSING, 1997, 3166 : 66 - 77
- [4] Implementation of an extended simulator for the HF channel on a multi-DSP board [J]. SEVENTH INTERNATIONAL CONFERENCE ON HF RADIO SYSTEMS AND TECHNIQUES, 1997, (441): : 373 - 377
- [7] Reconfigurable multi-DSP parallel computing architecture based on DSM [J]. Cheng, X. (Chengx@whut.edu.cn), 1600, Huazhong University of Science and Technology (40):
- [8] Parallel processing of multi-DSP based multi-robot hybrid architecture [J]. PROCEEDINGS OF 2008 INTERNATIONAL PRE-OLYMPIC CONGRESS ON COMPUTER SCIENCE, VOL I: COMPUTER SCIENCE AND ENGINEERING, 2008, : 244 - 248
- [9] Scalable Multi-DSP Architecture with Clock Adaptation for IoT Access Point [J]. 2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 75 - 76
- [10] CMRC-research on robot controller with multi-DSP parallel architecture [J]. Zidonghua Xuebao/Acta Automatica Sinica, 2001, 27 (03): : 411 - 416