Parallelizing and optimizing a simulator kernel on a multi-DSP architecture

被引:0
|
作者
Riel, A
Brenner, E
机构
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper describes our experiences with the parallelization and optimization of a hydraulic simulator kernel on a multi-DSP platform. Three different parallel versions of the initially sequential simulator have been implemented and optimized with respect to various hardware- and software-related issues. We discuss the paradigms applied for parallelization and the effects certain optimizations have on the simulator's performance. The focus of this research lies in providing measured comparable data of speedup and simulation times for all parallel versions of the same simulator in order to judge the relevance of different parallelization approaches and optimization efforts for a real-time implementation. Selected sets of these data are included and interpreted in this paper.
引用
收藏
页码:535 / 541
页数:7
相关论文
共 50 条
  • [1] Lessons learned from parallelizing and optimizing simulation software in a multi-DSP environment
    Riel, A
    Brenner, E
    [J]. 1ST AUSTRIAN-HUNGARIAN WORKSHOP ON DISTRIBUTED AND PARALLEL SYSTEMS, PROCEEDINGS, 1996, 1996 (09): : 147 - 154
  • [2] A multi-DSP based simulator for architecture and high density algorithm exploration
    Khan, Fozia Noor
    Khan, Shoab
    [J]. Proceedings of the INMIC 2005: 9th International Multitopic Conference - Proceedings, 2005, : 458 - 462
  • [3] Fast signature segmentation on a multi-DSP architecture
    Platzner, M
    Peters, L
    [J]. PARALLEL AND DISTRIBUTED METHODS FOR IMAGE PROCESSING, 1997, 3166 : 66 - 77
  • [4] Implementation of an extended simulator for the HF channel on a multi-DSP board
    Van der Perre, L
    Van de Capelle, A
    Ade, M
    Lauwereins, R
    [J]. SEVENTH INTERNATIONAL CONFERENCE ON HF RADIO SYSTEMS AND TECHNIQUES, 1997, (441): : 373 - 377
  • [5] Multi-DSP architecture for real time lattice quantization indexing
    Moureaux, JM
    Nus, P
    [J]. JOURNAL OF ELECTRONIC IMAGING, 1998, 7 (03) : 495 - 501
  • [6] A complete compiler approach to auto-parallelizing C programs for Multi-DSP systems
    Franke, B
    O'Boyle, MFP
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (03) : 234 - 245
  • [7] Reconfigurable multi-DSP parallel computing architecture based on DSM
    [J]. Cheng, X. (Chengx@whut.edu.cn), 1600, Huazhong University of Science and Technology (40):
  • [8] Parallel processing of multi-DSP based multi-robot hybrid architecture
    Shao, Jie
    Wan, MingHua
    Yang, JingYu
    Huang, ChuanBo
    [J]. PROCEEDINGS OF 2008 INTERNATIONAL PRE-OLYMPIC CONGRESS ON COMPUTER SCIENCE, VOL I: COMPUTER SCIENCE AND ENGINEERING, 2008, : 244 - 248
  • [9] Scalable Multi-DSP Architecture with Clock Adaptation for IoT Access Point
    Chao, Kuan-Chieh
    Hsu, Terng-Yin
    [J]. 2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 75 - 76
  • [10] CMRC-research on robot controller with multi-DSP parallel architecture
    Hu, Jian
    Tan, Min
    [J]. Zidonghua Xuebao/Acta Automatica Sinica, 2001, 27 (03): : 411 - 416