Fast design space exploration method for reconfigurable architectures

被引：0
|
作者：
Bossuet, L [1 ]
Gogniat, G [1 ]
Philippe, JL [1 ]
机构：
[1] Univ S Brittany, LESTER Lab, Lorient, France
来源：
ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we propose an original and fast design space exploration method targeting reconfigurable architectures. This method takes place during the first steps of a design flow that works at the algorithmic level. It uses as input a high level specification of the application and is based on a functional model to describe the architectures to compare. This paper describes the projection step of the flow and presents an allocation heuristic that is based on communication costs reduction.
引用
收藏
页码：65 / 71
页数：7
相关论文
共 50 条
  • [31] Using Multi-objective Design Space Exploration to Enable Run-time Resource Management for Reconfigurable Architectures
    Mariani, Giovanni
    Sima, Vlad-Mihai
    Palermo, Gianluca
    Zaccaria, Vittorio
    Silvano, Cristina
    Bertels, Koen
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1379 - 1384
  • [32] Fast Design-Space Exploration Method for SW/HW codesign on FPGAs
    Ando, Yuki
    Shibata, Seiya
    Honda, Shinya
    Takada, Hiroaki
    Tomiyama, Hiroyuki
    2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 235 - 235
  • [33] Microarchitectural design space exploration made fast
    Guo, Qi
    Chen, Tianshi
    Chen, Yunji
    Li, Ling
    Hu, Weiwu
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (01) : 41 - 51
  • [34] Fast Simulation Techniques for Design Space Exploration
    Knorreck, Daniel
    Apvrille, Ludovic
    Pacalet, Renaud
    OBJECTS, COMPONENTS, MODELS AND PATTERNS, PROCEEDINGS, 2009, 33 : 308 - 327
  • [35] Fast Feasibility Estimation of Reconfigurable Architectures
    Popp, Andreas
    Le Moullec, Yannick
    Koch, Peter
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 117 - +
  • [36] Design space exploration of coarse-grain reconfigurable DSPs
    Zabel, M
    Köhler, S
    Zimmerling, M
    Preusser, TB
    Spallek, RG
    2005 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG 2005), 2005, : 108 - 115
  • [37] FoRTReSS: a flow for design space exploration of partially reconfigurable systems
    Duhem, Francois
    Muller, Fabrice
    Bonamy, Robin
    Bilavarn, Sebastien
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2015, 19 (03) : 301 - 326
  • [38] Reconfigurable Grid Alu Processor: Optimization and Design Space Exploration
    Shehan, Basher
    Jahr, Ralf
    Uhrig, Sascha
    Ungerer, Theo
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 71 - 79
  • [39] Design Space Exploration of Hardware Architectures for Hearing Aid Devices
    Paya-Vaya, G.
    Hartig, J.
    Gerlach, L.
    Blume, H.
    BIOMEDICAL ENGINEERING-BIOMEDIZINISCHE TECHNIK, 2014, 59 : S733 - S733
  • [40] An FPGA design space exploration tool for matrix inversion architectures
    Irturk, Ali
    Benson, Bridget
    Mirzaei, Shahnam
    Kastner, Ryan
    2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, 2008, : 42 - +
12345