A new Direct Connected Component Labeling and Analysis Algorithms for GPUs

被引:0
|
作者
Hennequin, Arthur [1 ,2 ]
Lacassagne, Lionel [1 ]
Cabaret, Laurent [3 ]
Meunier, Quentin [1 ]
机构
[1] Sorbonne Univ, CNRS, LIP6, Paris, France
[2] Sorbonne Univ, CNRS, LPNHE, Paris, France
[3] Cent Supelec, MICS, Chatenay Malabry, France
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Until recent years, labeling algorithms for GPUs have been iterative. This was a major problem because the computation time depended on the content of the image. The number of iterations to reach the stability of labels propagation could be very high. In the last years, new direct labeling algorithms have been proposed. They add some extra tests to avoid memory accesses and serialization due to atomic instructions. This article presents two new algorithms, one for labeling (CCL) and one for analysis (CCA). These algorithms use a new data structure combined with low-level intrinsics to leverage the architecture. The connected component analysis algorithm can efficiently compute features like bounding rectangles or statistical moments. A benchmark on a Jetson TX2 shows that the labeling algorithm is from 1.8 up to 2.7 times faster than the State-of-the-Art and can reach a processing rate of 200 fps for a resolution of 2048x2048.
引用
收藏
页码:76 / 81
页数:6
相关论文
共 50 条
  • [41] PARALLEL ARCHITECTURES AND ALGORITHMS FOR IMAGE COMPONENT LABELING
    ALNUWEIRI, HM
    PRASANNA, VK
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1992, 14 (10) : 1014 - 1034
  • [42] A Scalable Bandwidth Aware Architecture for Connected Component Labeling
    Kumar, Vikram Sampath
    Irick, Kevin
    Al Maashri, Ahmed
    Vijaykrishnan, N.
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 116 - 121
  • [43] A Novel Line Based Connected Component Labeling Algorithm
    Fan, Yebin
    Yu, Shengsheng
    Zhao, Hualong
    ICCSIT 2010 - 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 2, 2010, : 168 - 172
  • [45] HANDLING MEMORY OVERFLOW IN CONNECTED COMPONENT LABELING APPLICATIONS
    DINSTEIN, I
    YEN, DWL
    FLICKNER, MD
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1985, 7 (01) : 116 - 121
  • [46] C(3)L: A chip for connected component labeling
    Rasquinha, A
    Ranganathan, N
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 446 - 450
  • [47] A CONNECTED COMPONENT LABELING ALGORITHM FOR IMPLICITLY DEFINED DOMAINS
    Saye, Robert I.
    COMMUNICATIONS IN APPLIED MATHEMATICS AND COMPUTATIONAL SCIENCE, 2023, 18 (01) : 29 - 54
  • [48] A SCALABLE PARALLEL HARDWARE ARCHITECTURE FOR CONNECTED COMPONENT LABELING
    Lin, Chung-Yuan
    Li, Sz-Yan
    Tsai, Tsung-Han
    2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 3753 - 3756
  • [49] Accelerated Connected Component Labeling Using CUDA Framework
    Paravecino, Fanny Nina
    Kaeli, David
    COMPUTER VISION AND GRAPHICS, ICCVG 2014, 2014, 8671 : 502 - 509
  • [50] An Algorithm for Connected-Component Labeling, Hole Labeling and Euler Number Computing
    Li-Feng He
    Yu-Yan Chao
    Kenji Suzuki
    Journal of Computer Science and Technology, 2013, 28 : 468 - 478