Test Data Compression for System-on-chip using Flexible Runs-aware PRL Coding

被引：1

作者：

Yuan, Haiying ^{[1
]}

Ju, Zijian ^{[1
]}

Sun, Xun ^{[2
]}

Guo, Kun ^{[1
]}

Wang, Xiuyu ^{[1
]}

机构：

[1] Beijing Univ Technol, Coll Elect Informat & Control Engn, Beijing 100124, Peoples R China

[2] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China

来源：

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2016年 / 32卷 / 05期

基金：

中国国家自然科学基金;

关键词：

Pattern run-length coding; System-on-a-chip; Test data compression; Flexible runs-aware; Compatible segment; LENGTH; CODES; POWER;

D O I：

10.1007/s10836-016-5595-z

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a flexible runs-aware PRL coding method whose coding algorithm is simple and easy to implement. The internal 2(-n) -PRL coding iteratively codes 2 (n) runs of compatible or inversely compatible patterns inside a single segment. The external N-PRL coding iteratively codes flexible runs of compatible or inversely compatible segments across multiple segments. The decoder architecture is concise. The benchmark circuits verify the flexible runs-aware PRL coding method, the experimental results show it obtains higher compression ratio and shorter test application time.

引用

页码：639 / 647

页数：9

共 50 条

[1] Test Data Compression for System-on-chip using Flexible Runs-aware PRL Coding
Haiying Yuan
Zijian Ju
Xun Sun
Kun Guo
Xiuyu Wang
[J]. Journal of Electronic Testing, 2016, 32 : 639 - 647
[2] Using data compression in automatic test equipment for system-on-chip testing
Karimi, F
Navabi, Z
Meleis, WM
Lombardi, F
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (02) : 308 - 317
[3] Data compression for System-on-Chip testing using ATE
Karimi, F
Meleis, W
Navabi, Z
Lombardi, F
[J]. 17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 166 - 174
[4] Thermal-aware Test Data Compression for System-on-Chip Based on Modified Bitmask Based Methods
Arulmurugan, Azhaganantham
Murugesan, Govindasamy
Vivek, Balasubramaniam
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (05): : 577 - 590
[5] Thermal-aware Test Data Compression for System-on-Chip Based on Modified Bitmask Based Methods
Azhaganantham Arulmurugan
Govindasamy Murugesan
Balasubramaniam Vivek
[J]. Journal of Electronic Testing, 2020, 36 : 577 - 590
[6] On System-on-Chip Testing Using Hybrid Test Vector Compression
Biswas, Satyendra N.
Das, Sunil R.
Petriu, Emil M.
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2014, 63 (11) : 2611 - 2619
[7] Test Vector Compression Technique in System-on-Chip
Biswas, Satyendra N.
Das, Sunil R.
Assaf, Mansour H.
Hossain, Altaf
[J]. I2MTC: 2009 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3, 2009, : 1099 - +
[8] Hybrid Test Vector Compression in System-on-Chip Test - An Overview and Methodology
Biswas, Satyendra N.
Das, Sunil R.
Petriu, Emil M.
Hussain, Altaf
[J]. 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 478 - +
[9] Performance Analysis of System-on-Chip Architectures for Ultrasonic Data Compression
Wang, Boyang
Govindan, Pramod
Saniie, Jafar
[J]. 2016 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2016,
[10] Thermal-Aware Test Data Compression Using Dictionary Based Coding
Karmakar, Rajit
Chattopadhyay, Santanu
[J]. 2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 53 - 58

← 1 2 3 4 5 →