Test Data Compression for System-on-chip using Flexible Runs-aware PRL Coding

被引：1

作者：

Yuan, Haiying ^{[1
]}

Ju, Zijian ^{[1
]}

Sun, Xun ^{[2
]}

Guo, Kun ^{[1
]}

Wang, Xiuyu ^{[1
]}

机构：

[1] Beijing Univ Technol, Coll Elect Informat & Control Engn, Beijing 100124, Peoples R China

[2] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China

来源：

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2016年 / 32卷 / 05期

基金：

中国国家自然科学基金;

关键词：

Pattern run-length coding; System-on-a-chip; Test data compression; Flexible runs-aware; Compatible segment; LENGTH; CODES; POWER;

D O I：

10.1007/s10836-016-5595-z

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a flexible runs-aware PRL coding method whose coding algorithm is simple and easy to implement. The internal 2(-n) -PRL coding iteratively codes 2 (n) runs of compatible or inversely compatible patterns inside a single segment. The external N-PRL coding iteratively codes flexible runs of compatible or inversely compatible segments across multiple segments. The decoder architecture is concise. The benchmark circuits verify the flexible runs-aware PRL coding method, the experimental results show it obtains higher compression ratio and shorter test application time.

引用

下载

页码：639 / 647

页数：9

共 50 条

[21] Lossless data compression core design for integrated space data and communication system-on-chip
Fang, Wai-Chi
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 297 - 300
[22] Power-aware test planning in the early system-on-chip design exploration process
Larsson, E
Peng, Z
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (02) : 227 - 239
[23] A Multi-Code Compression Scheme for Test Time Reduction of System-on-Chip Designs
Shieh, Hong-Ming
Li, Jin-Fu
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (10) : 2428 - 2434
[24] A test data compression method for system-on-a-chip
Feng, Jianhua
Li, Guoliang
DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 270 - 273
[25] Test Data Volume Minimization using Double Hamming Distance Reordering with Mixed RL-Huffman based compression scheme for System-on-chip
Sharma, Deepika
Ghosh, Debbrat
Vohra, Harpreet
3RD NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2012), 2012,
[26] Optimization of a bus-based test data transportation mechanism in system-on-chip
Larsson, A
Larsson, E
Eles, P
Peng, Z
DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 403 - 409
[27] Test Scheduling and Test Time Minimization of System-on-Chip Using Modified BAT Algorithm
Chandrasekaran, Gokul
Kumar, Neelam Sanjeev
Karthikeyan, P. R.
Vanchinathan, K.
Priyadarshi, Neeraj
Twala, Bhekisipho
IEEE ACCESS, 2022, 10 : 126199 - 126216
[28] Test access mechanism optimization, test scheduling, and tester data volume reduction for system-on-chip
Iyengar, V
Chakrabarty, K
Marinissen, EJ
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (12) : 1619 - 1632
[29] Test Data Compression using Hamming Encoder and Decoder for System On Chip (SOC) Testing
Sridhar, K. P.
Agalya, R.
Narmatha, D.
Vignesh, B.
Saravanan, S.
2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1094 - 1098
[30] A New Test Data Compression Method for System-on-a-Chip
Ye, Bo
Luo, Min
PROCEEDINGS 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, (ICCSIT 2010), VOL 1, 2010, : 129 - 133

← 1 2 3 4 5 →