A Low-Voltage 6T Dual-Port Configured SRAM with Wordline Boost in 28 nm FD-SOI

被引：0
|
作者：
Nouripayam, Masoud [1 ]
Rodrigues, Joachim [1 ]
Luo, Xiao [2 ]
Johansson, Tom [2 ]
Mohammadi, Babak [2 ]
机构：
[1] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden
[2] Xenergic AB, Scheelevagen 15, S-22370 Lund, Sweden
来源：
ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC) | 2021年
基金：
欧盟地平线“2020”;
关键词：
SRAM; dual-port; boost-assist; low-voltage; low-power; 6T bitcell; single-ended read;
D O I：
10.1109/ESSCIRC53450.2021.9567785
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 32 Kb dual-port low-voltage SRAM in 28 nm FD-SOI, featuring foundry supplied high-density 6T bitcells, is presented. Dual-port configurability is realized by a unique dual-rail architecture, utilizing boost techniques that guarantee reliable operation in low-voltage. The area cost of the array is 62% lower, compared to widely used 8T two-port or dual-port SRAM arrays. The SRAM reliably operates in the low-voltage regime, and an access rate of 1 MHz is measured at V-MIN of 0.29 V. The highest energy efficiency of 135U/bit-access is obtained at 80 MHz access rate, at a V-DD of 0.54 V.
引用
收藏
页码：459 / 462
页数：4
相关论文
共 50 条
  • [1] Improving the Security of a 6T SRAM using Body-Biasing in 28 nm FD-SOI
    Giterman, Robert
    Keren, Osnat
    Fish, Alexander
    [J]. 2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [2] 28-nm FD-SOI Dual-Port SRAM with MSB-Based Inversion Logic for Low-Power Deep Learning
    Mori, Haruki
    Izumi, Shintaro
    Kawaguchi, Hiroshi
    Yoshimoto, Masahiko
    [J]. 2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 161 - 164
  • [3] A 28-nm FD-SOI 8T Dual-Port SRAM for Low-Energy Image Processor With Selective Sourceline Drive Scheme
    Mori, Haruki
    Nakagawa, Tomoki
    Kitahara, Yuki
    Kawamoto, Yuta
    Takagi, Kenta
    Yoshimoto, Shusuke
    Izumi, Shintaro
    Kawaguchi, Hiroshi
    Yoshimoto, Masahiko
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (04) : 1442 - 1453
  • [4] An Low-Energy 8T Dual-Port SRAM for Image Processor with Selective Sourceline Drive Scheme in 28-nm FD-SOI Process Technology
    Mori, Haruki
    Nakagawa, Tomoki
    Kitahara, Yuki
    Kawamoto, Yuta
    Takagi, Kenta
    Yoshimoto, Shusuke
    Izumi, Shintaro
    Kawaguchi, Hiroshi
    Yoshimoto, Masahiko
    [J]. 23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 532 - 535
  • [5] Impact of Random Telegraph Signals on 6T High-Density SRAM in 28nm UTBB FD-SOI
    Akyel, Kaya Can
    Ciampolini, Lorenzo
    Thomas, Olivier
    Turgis, David
    Ghibaudo, Gerard
    [J]. PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 94 - 97
  • [6] Energy-Delay Tradeoffs of Low-Voltage Dual Mode Logic in 28nm FD-SOI
    Taco, Ramiro
    Levi, Itamar
    Lanuzza, Marco
    Fish, Alexander
    [J]. 2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
  • [7] Stability Analysis of 6T SRAM Cell for Nano scale FD-SOI Technology
    Chopade, S. S.
    Padole, D. V.
    [J]. 2014 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2014,
  • [8] A loadless 6T SRAM cell for sub- & near- threshold operation implemented in 28 nm FD-SOI CMOS technology
    Late, Even
    Ytterdal, Trond
    Aunet, Snorre
    [J]. INTEGRATION-THE VLSI JOURNAL, 2018, 63 : 56 - 63
  • [9] New Stable Loadless 6T Dual-Port SRAM Cell Design
    Ganguly, Antara
    Goyal, Sangeeta
    Bhatia, Sneha
    Grover, Anuj
    [J]. 2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [10] Low Voltage LNA Implementations in 28 nm FD-SOI Technology for GNSS Applications
    Halauko, Aleh
    Borejko, Tomasz
    Pleskacz, Witold A.
    [J]. 2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 354 - 358
12345