A quarter pel full search block motion estimation architecture for H.264/AVC

被引:5
|
作者
Rahman, CA [1 ]
Badawy, W [1 ]
机构
[1] Univ Calgary, Lab Integrated Video Syst, Calgary, AB T2N 1N4, Canada
关键词
D O I
10.1109/ICME.2005.1521448
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a novel quarter pel full search block motion estimation architecture for H.264/AVC encoder. The proposed architecture is capable of calculating all 41 motion vectors required by the various size blocks, supported by H.264/AVC, in parallel. The architecture has been prototyped in Verilog HDL, simulated and synthesized for Xilinx Virtex2 FPGA. The experimental result shows that the architecture is capable of processing CIF frame sequences in real time considering 5 reference frames within the search range of -3.75 to +4.00 at a clock speed of 120MHz. The maximum speed of the architecture is around 150MHz.
引用
收藏
页码:414 / 417
页数:4
相关论文
共 50 条
  • [41] Hardware implementation and validation of the fast variable block size motion estimation architecture for H.264/AVC
    Ben Atitallah, A.
    Arous, S.
    Loukil, H.
    Masmoudi, N.
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (08) : 701 - 710
  • [42] MULTI-ALGORITHM TARGETED LOW MEMORY BANDWIDTH ARCHITECTURE FOR H.264/AVC INTEGER-PEL MOTION ESTIMATION
    Lee, Jae Hun
    Yoo, KiWon
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, 2008, : 701 - 704
  • [43] A fast block-matching motion estimation algorithm for H.264/AVC
    Zheng Lixin
    Zou Xuecheng
    Liu Weizhong
    [J]. 2006 6TH INTERNATIONAL CONFERENCE ON ITS TELECOMMUNICATIONS PROCEEDINGS, 2006, : 1289 - +
  • [44] A flexible template for H.264/AVC block matching motion estimation architectures
    Lopez, Sebastian
    Callico, Gustavo M.
    Tobajas, Felix
    Lopez, Jose F.
    Sarmiento, Roberto
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (02) : 845 - 851
  • [45] Efficient search and mode prediction algorithms for motion estimation in H.264/AVC
    Li, GL
    Chen, MJ
    Li, HJ
    Hsu, CT
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5481 - 5484
  • [46] A Novel Spiral-Type Motion Estimation Architecture for H.264/AVC
    Hirai, Naoyuki
    Song, Tian
    Liu, Yizhong
    Shimamoto, Takashi
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2010, 10 (01) : 37 - 44
  • [47] Hardware architecture for fast motion estimation in H.264/AVC video coding
    Byeon, Myung-Suk
    Shin, Yil-Mi
    Cho, Yong-Beom
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (06) : 1744 - 1745
  • [48] Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC
    Chen, TC
    Huang, YW
    Chen, LG
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 9 - 12
  • [49] Architecture design of low power integer motion estimation for H.264/AVC
    Chen, Tung-Chien
    Chen, Yu-Han
    Tsai, Sung-Fang
    Chen, Liang-Gee
    [J]. 2006 IEEE International Conference on Acoustics, Speech and Signal Processing, Vols 1-13, 2006, : 3351 - 3354
  • [50] FPGA architecture of the LDPS Motion Estimation for H.264/AVC Video Coding
    Moez Kthiri
    Hassen Loukil
    Ahmed Ben Atitallah
    Patrice Kadionik
    Dominique Dallet
    Nouri Masmoudi
    [J]. Journal of Signal Processing Systems, 2012, 68 : 273 - 285