Winner-take-all circuit using CMOS technology

被引：0
|
作者：
Oki, N [1 ]
机构：
[1] UNESP, FEIS, DEE, Sao Paulo, Brazil
来源：
1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS | 1999年
关键词：
D O I：
10.1109/MWSCAS.1998.759556
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper is presented an implementation of winner-take-all circuit using CMOS technology. In the proposed configuration the inputs are current and the outputs voltage. The simulation results show that the circuit can be a winner if its input is larger than the other by 2 mu A. The simulation also shows that the response time is 100ns at a 0.2pF load capacitance. To demonstrate the functionality of the proposed circuit, a two-input winner take all circuit was built and tested by using discrete CMOS transistor array (CD40071).
引用
收藏
页码：568 / 570
页数：3
相关论文
共 50 条
  • [31] The Temporal Winner-Take-All Readout
    Shamir, Maoz
    [J]. PLOS COMPUTATIONAL BIOLOGY, 2009, 5 (02)
  • [32] Enhanced modular CMOS current-mode winner-take-all network
    Demosthenous, A
    AkbariDilmaghani, R
    Smedley, S
    Taylor, J
    [J]. ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 402 - 405
  • [33] Design of complementary low-power CMOS architectures for looser-take-all and winner-take-all
    Donckers, N
    Dualibe, C
    Verleysen, M
    [J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99, 1999, : 360 - 365
  • [34] A CMOS analog winner-take-all network for large-scale applications
    Demosthenous, A
    Smedley, S
    Taylor, J
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (03): : 300 - 304
  • [35] Robust Spiking Attractor Networks with a Hard Winner-Take-All Neuron Circuit
    Cotteret, Madison
    Richter, Ole
    Mastella, Michele
    Greatorex, Hugh
    Janotte, Ella
    Girao, Willian Soares
    Ziegler, Martin
    Chicca, Elisabetta
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [36] A Winner-Take-All Circuit With Improved Accuracy and Tolerance to Mismatch and Process Variations
    Sundararajan, Gopalakrishnan
    Winstead, Chris
    [J]. 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 265 - 268
  • [37] Winner-take-all neural networks using the highest threshold
    Yang, JF
    Chen, CM
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 2000, 11 (01): : 194 - 199
  • [38] Current-Mode Winner-Take-All Circuit with Improved Dynamic Response
    Moro-Frias, David
    Ventura-Arizmendi, Carlos
    Sanz-Pascual, Maria-Teresa
    de la Cruz-Blas, Carlos-Aristoteles
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (02) : 625 - 639
  • [39] Decision Levels and Resolution for Low-Power Winner-Take-All Circuit
    Costea, Ruxandra L. L.
    [J]. SENSORS, 2023, 23 (14)
  • [40] Current-Mode Winner-Take-All Circuit with Improved Dynamic Response
    David Moro-Frias
    Carlos Ventura-Arizmendi
    Maria-Teresa Sanz-Pascual
    Carlos-Aristoteles de la Cruz-Blas
    [J]. Circuits, Systems, and Signal Processing, 2015, 34 : 625 - 639
12345