Current-Mode Winner-Take-All Circuit with Improved Dynamic Response

被引:0
|
作者
David Moro-Frias
Carlos Ventura-Arizmendi
Maria-Teresa Sanz-Pascual
Carlos-Aristoteles de la Cruz-Blas
机构
[1] Óptica y Electrónica (INAOE),Electronics Department, Instituto Nacional de Astrofísica
[2] Universidad Pública de Navarra (UPNA),Department of Electrical and Electronic Engineering
关键词
Analog CMOS integrated circuits; Winner-take-all circuits; Current-mode signal processing; MAX Circuits;
D O I
暂无
中图分类号
学科分类号
摘要
A novel current-mode Winner-Take-All (WTA) topology is presented in this paper. The dynamic response of the circuit is improved by lowering the voltage swing required at the input nodes to turn on the winning cell. The WTA was designed and fabricated in 0.13 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu $$\end{document}m CMOS technology with 2.5 V single supply voltage. Experimental results show an at least 26 % reduction in response time, as well as a reduction in the maximum output current error, when compared to other widely used current-mode topologies, with comparable bandwidth, area, and power consumption. The area of the proposed circuit is 47 ×\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\times $$\end{document} 41 μm2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu \mathrm{m}^{2}$$\end{document} and it consumes 87 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu $$\end{document}W per unit cell. The measured maximum output current error was 4.8 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu $$\end{document}A, and a resolution of 1.85 μ\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\upmu $$\end{document}A was obtained. The capability of the WTA to rectify signals was also experimentally demonstrated.
引用
收藏
页码:625 / 639
页数:14
相关论文
共 50 条
  • [1] Current-Mode Winner-Take-All Circuit with Improved Dynamic Response
    Moro-Frias, David
    Ventura-Arizmendi, Carlos
    Sanz-Pascual, Maria-Teresa
    de la Cruz-Blas, Carlos-Aristoteles
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (02) : 625 - 639
  • [2] CMOS CURRENT-MODE WINNER-TAKE-ALL CIRCUIT WITH DISTRIBUTED HYSTERESIS
    DEWEERTH, SP
    MORRIS, TG
    [J]. ELECTRONICS LETTERS, 1995, 31 (13) : 1051 - 1053
  • [3] Design of high performance CMOS current-mode winner-take-all circuit
    Yu, CC
    Tang, YC
    Liu, BD
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 568 - 572
  • [4] A MODULAR CURRENT-MODE HIGH-PRECISION WINNER-TAKE-ALL CIRCUIT
    SERRANO, T
    LINARES-BARRANCO, B
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1995, 42 (02) : 132 - 134
  • [5] CMOS CURRENT-MODE WINNER-TAKE-ALL CIRCUIT WITH BOTH EXCITATORY AND INHIBITORY FEEDBACK
    STARZYK, JA
    FANG, X
    [J]. ELECTRONICS LETTERS, 1993, 29 (10) : 908 - 910
  • [6] Enhanced modular CMOS current-mode winner-take-all network
    Demosthenous, A
    AkbariDilmaghani, R
    Smedley, S
    Taylor, J
    [J]. ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 402 - 405
  • [7] A low-voltage and low-power current-mode winner-take-all (maximum) circuit
    Shadmehri, Hossein Yaghoobzadeh
    Saberi, Mehdi
    Rahiminejad, Ehsan
    Ghouchani, Mohammad Tavakkoli
    [J]. ELECTRONICS LETTERS, 2023, 59 (20)
  • [8] A current-mode hysteretic winner-take-all network, with excitatory and inhibitory coupling
    Indiveri, G
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 28 (03) : 279 - 291
  • [9] High-Precision Current-Mode Loser-Take-All & Winner-Take-All Circuits
    Hoseini, S. Zaniar
    Kosari, Amir
    Khoda, Johar Abde
    [J]. 2011 INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND NEURAL COMPUTING (FSNC 2011), VOL I, 2011, : 37 - 40
  • [10] A Current-Mode Hysteretic Winner-take-all Network, with Excitatory and Inhibitory Coupling
    Giacomo Indiveri
    [J]. Analog Integrated Circuits and Signal Processing, 2001, 28 : 279 - 291