Correction of long-range effects applied to the 65-nm node

被引:3
|
作者
Belledent, J [1 ]
Word, J [1 ]
Trouiller, Y [1 ]
Couderc, C [1 ]
Miramond, C [1 ]
Toublan, O [1 ]
Chapon, JD [1 ]
Baron, S [1 ]
Borjon, A [1 ]
Foussadier, F [1 ]
Gardin, C [1 ]
Lucas, K [1 ]
Patterson, K [1 ]
Rody, Y [1 ]
Sundermann, F [1 ]
Urbani, JC [1 ]
机构
[1] Philips Semicond, F-38926 Crolles, France
关键词
stray light; density; OPC; etch; long range effects;
D O I
10.1117/12.617433
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Specifications for CD control on current technology nodes have become very tight, especially for the gate level. Therefore all systematic errors during the patterning process should be corrected. For a long time, CD variations induced by any change in the local periodicity have been successfully addressed through model or/and rule based corrections. However, if long-range effects (stray light, etch, and mask writing process...) are often monitored, they are seldom taken into account in OPC flows. For the purpose of our study, a test mask has been designed to measure these latter effects separating the contributions of three different process steps (mask writing, exposure and etch). The resulting induced CD errors for several patterns are compared to the allowed error budget. Then, a methodology, usable in standard OPC flows, is proposed to calculate the required correction for any feature in any layout. The accuracy of the method will be demonstrated through experimental results.
引用
收藏
页码:202 / 210
页数:9
相关论文
共 50 条
  • [1] A robust 65-nm node CMOS technology for wide-range Vdd operation
    Nakahara, Y
    Fukai, T
    Togo, M
    Koyama, S
    Morikuni, H
    Matsuda, T
    Sakamoto, K
    Mineji, A
    Fujiwara, S
    Kunimune, Y
    Nagase, M
    Tamura, T
    Onoda, N
    Miyake, S
    Yama, Y
    Kudoh, T
    Ikeda, M
    Yamagata, Y
    Yamamoto, T
    Imai, K
    [J]. 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 281 - 284
  • [2] Lithography solution for 65-nm node system LSIs
    Matsuo, T
    Endo, M
    Kishimura, S
    Misaka, A
    Sasago, M
    [J]. 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 196 - 197
  • [3] Double exposure for the contact layer of the 65-nm node
    Owe-Yang, DC
    Yu, SS
    Chen, H
    Chang, CY
    Ho, BC
    Lin, JC
    Lin, BJ
    [J]. Advances in Resist Technology and Processing XXII, Pt 1 and 2, 2005, 5753 : 171 - 180
  • [4] Using grid-based optical proximity correction verification at the 65-nm node and below
    Mentor Graphics
    不详
    [J]. MICRO, 2006, 1 (47-51):
  • [5] Using grid-based optical proximity correction verification at the 65-nm node and below
    Brist, Travis
    [J]. MICRO, 2006, 24 (01): : 47 - 51
  • [6] New BARC materials for the 65-nm node in 193-nm lithography
    Neef, CJ
    Krishnamurthy, V
    Nagatkina, M
    Bryant, E
    Windsor, M
    Nesbit, C
    [J]. ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 684 - 688
  • [7] 157-nm lithography for 65-nm node SRAM-gate
    Suganaga, T
    Irie, S
    Miyoshi, S
    Kim, JH
    Watanabe, K
    Kurose, E
    Furukawa, T
    Hagiwara, T
    Ishimaru, T
    Itani, T
    [J]. OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 261 - 269
  • [8] Embedded FeRAM Challenges in the 65-nm Technology Node and Beyond
    Kato, Yoshihisa
    Tanaka, Hiroyuki
    Isogai, Kazunori
    Kaibara, Kazuhiro
    Kaneko, Yukihiro
    Shimada, Yasuhiro
    Brubaker, Matt
    Celinska, Jolanta
    McMillan, Larry D.
    de Araujo, Carlos. A. Paz
    [J]. 2006 15TH IEEE INTERNATIONAL SYMPOSIUM ON APPLICATIONS OF FERROELECTRICS, 2007, : 78 - +
  • [9] EPL performance in 65-nm node metallization technology and beyond
    Koba, F
    Tsuchida, T
    Sakaue, H
    Koike, K
    Yamamoto, J
    Iriki, N
    Yamashita, H
    Kageyama, S
    Nasuno, T
    Soda, E
    Takeda, K
    Kobayashi, H
    Shoji, F
    Okamura, H
    Matsubara, Y
    Arimoto, H
    [J]. Emerging Lithographic Technologies IX, Pts 1 and 2, 2005, 5751 : 501 - 508
  • [10] Reticle CD-SEM for the 65-nm technology node and beyond
    Schlueter, GWB
    Nakamura, T
    Matsumoto, J
    Seyama, M
    Whittey, JM
    [J]. 24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 876 - 886