共 50 条
- [1] A robust 65-nm node CMOS technology for wide-range Vdd operation [J]. 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 281 - 284
- [2] Lithography solution for 65-nm node system LSIs [J]. 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 196 - 197
- [3] Double exposure for the contact layer of the 65-nm node [J]. Advances in Resist Technology and Processing XXII, Pt 1 and 2, 2005, 5753 : 171 - 180
- [4] Using grid-based optical proximity correction verification at the 65-nm node and below [J]. MICRO, 2006, 1 (47-51):
- [5] Using grid-based optical proximity correction verification at the 65-nm node and below [J]. MICRO, 2006, 24 (01): : 47 - 51
- [6] New BARC materials for the 65-nm node in 193-nm lithography [J]. ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 684 - 688
- [7] 157-nm lithography for 65-nm node SRAM-gate [J]. OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 261 - 269
- [8] Embedded FeRAM Challenges in the 65-nm Technology Node and Beyond [J]. 2006 15TH IEEE INTERNATIONAL SYMPOSIUM ON APPLICATIONS OF FERROELECTRICS, 2007, : 78 - +
- [9] EPL performance in 65-nm node metallization technology and beyond [J]. Emerging Lithographic Technologies IX, Pts 1 and 2, 2005, 5751 : 501 - 508
- [10] Reticle CD-SEM for the 65-nm technology node and beyond [J]. 24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 876 - 886