Design and investigation of a high integrated reliable ceramic package for surface mount technology

被引:1
|
作者
Tang, Lifeng [1 ]
Wang, Yunyan [1 ]
Liang, Qiushi [1 ]
Xia, Qingshui [1 ]
Zhou, Hao [1 ]
机构
[1] Nanjing Elect Devices Inst, Dept Elect Mat & Packaging Prod, Nanjing 210016, Peoples R China
来源
MICROELECTRONICS JOURNAL | 2021年 / 114卷
关键词
Package; Surface mount technology; Reliability; Finite element simulation;
D O I
10.1016/j.mejo.2021.105149
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the development of automobile, communication, computer, aerospace and artificial intelligence, Small Outline Packages (SOP) are difficult to meet the needs of putting more integrated circuits, analog-digital signal processing circuit, storage or multi-functional modules into one package, and letting them work on the same voltage for compacted space and high reliable application. Unlike conventional SOP packages, a ceramic package of CSOP64 with larger outline and bigger cavity is designed and fabricated for surface mount technology in this paper. Also fairly strict conditions of environmental reliabilities compared to criterions commonly used on accelerated testing, such as temperature cycling, thermal shock, mechanical shock, constant acceleration and gas leakage are carried out to assure the reliabilities of package. Coffin-Manson model, dual capillary model, finite element simulation and theory calculation methods are applied to explain the mechanism of reliability problems in this investigation. Experiment results showed that all samples passed tests. The reliability of fabricated package samples meet the requirement in application.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Design-for-reliability tools for highly-integrated system-on-package technology
    Pucha, R. V.
    Hegde, S.
    Damani, M.
    Leee, K. J.
    Tunga, K.
    Perkins, A.
    Mahalingam, S.
    Lo, G.
    Klein, K.
    Ahmad, J.
    Sitaraman, S. K.
    EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 692 - 692
  • [32] Integrated heterogeneous graph and reinforcement learning enabled efficient scheduling for surface mount technology workshop
    Zhang, Biao
    Sang, Hongyan
    Lu, Chao
    Meng, Leilei
    Song, Yanan
    Jiang, Xuchu
    INFORMATION SCIENCES, 2025, 708
  • [33] Flexibility analysis of a surface mount technology electronic assembly plant: An integrated model using simulation
    Serge Lambert
    Georges Abdulnour
    Jocelyn Drolet
    Bernard Cyr
    International Journal of Flexible Manufacturing Systems, 2005, 17 : 151 - 167
  • [34] Flexibility analysis of a surface mount technology electronic assembly plant: An integrated model using simulation
    Lambert, S
    Abdulnour, G
    Drolet, J
    Cyr, B
    INTERNATIONAL JOURNAL OF FLEXIBLE MANUFACTURING SYSTEMS, 2005, 17 (02): : 151 - 167
  • [35] Design of a high integrated Triplexer using LTCC technology
    Buchsbaum, Martin
    Korden, Christian
    Leitgeb, Erich
    Faulhaber, Horst
    2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 378 - +
  • [36] Design and experimental investigation of laminated ceramic composites with high strength
    Huang, Yong
    Zhao, Shike
    Wang, Chang-An
    Chen, Ruifeng
    COMPOSITE MATERIALS V, 2007, 351 : 21 - +
  • [37] VLSI TECHNOLOGY CLAIMS ITS IC-DESIGN PACKAGE FOR DEC, APOLLO IS FULLY INTEGRATED
    BRIGHT, DA
    MINI-MICRO SYSTEMS, 1983, 16 (11): : 60 - 60
  • [38] High frequency package design technology using S parameter synthesize method
    Wada, H
    Makihara, C
    Park, C
    1997 WIRELESS COMMUNICATIONS CONFERENCE, PROCEEDINGS, 1997, : 151 - 155
  • [39] Active Thermomechanical Stress Cancellation o Solder Joints in Surface-Mount Technology Integrated Circuits
    Cibils, Roberto M.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (04): : 677 - 683
  • [40] A reliable solderless connection technique for high I/O counts ceramic land grid array package for space applications
    Sauveplane, J. B.
    Retho, P.
    Venet, N.
    Buso, D.
    Perez, G.
    Lefrileux, J. S.
    MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 1815 - 1820