An improved CMOS bandgap reference with self-biased cascoded current mirrors

被引:0
|
作者
Wu, Wen [1 ]
Wen Zhiping [1 ]
Zhang Yongxue [1 ]
机构
[1] Beijing Microelect Tech Inst, Coll Microelect & Solid Elect, Beijing, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
n this paper, an improved cascoding CMOS bandgap reference(BGR) without opamp is presented. By incorporating a simple feedback transistor and several resistors into conventional cascoding circuit, the power-supply rejection and 2(nd)-order curvature compensation circuit is formed. With Spectre tool and 0.35 mu m CMOS model, the simulation has been carried out and the results show that the PSRR and temperature performance are both improved evidently. PSRR of the improved BGR is 93dB at DC and TC is 7ppm/ degrees C over the temperature range of -40 similar to+125 degrees C.
引用
收藏
页码:945 / 948
页数:4
相关论文
共 50 条
  • [1] A CMOS symmetric self-biased voltage reference
    Park, Minseon
    Park, Sung Min
    [J]. MICROELECTRONICS JOURNAL, 2018, 80 : 28 - 33
  • [2] Resistorless self-biased curvature compensated sub-1V CMOS bandgap reference
    Jaafar, Khairuddin
    Kamal, Noorfazila
    Reaz, Mamun Bin Ibne
    Sampe, Jahariah
    [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 309 - 312
  • [3] Design and testing of a CMOS Self-Biased Current Source
    Bolzan, Evandro
    Storck, Elias Buhler
    Schneider, Marcio C.
    Galup-Montoro, Carlos
    [J]. 2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 382 - 385
  • [4] Self-Biased Class AB CMOS Current Buffer
    Martinez-Nieto, J. A.
    Sanz-Pascual, M. T.
    Medrano-Marques, N. J.
    Calvo-Lopez, B.
    [J]. 2016 IEEE 7TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2016, : 255 - 258
  • [5] A 180 nm Self-biased Bandgap Reference with High PSRR Enhancement
    Yue Shi
    Shilei Li
    Jianwen Cao
    Zekun Zhou
    Weiwei Ling
    [J]. Nanoscale Research Letters, 15
  • [6] A 180 nm Self-biased Bandgap Reference with High PSRR Enhancement
    Shi, Yue
    Li, Shilei
    Cao, Jianwen
    Zhou, Zekun
    Ling, Weiwei
    [J]. NANOSCALE RESEARCH LETTERS, 2020, 15 (01):
  • [7] A 2-nW 1.1-V self-biased current reference in CMOS technology
    Camacho-Galeano, EM
    Galup-Montoro, C
    Schneider, MC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (02) : 61 - 65
  • [8] High-Linearity Self-Biased CMOS Current Buffer
    Alejandro Martinez-Nieto, Javier
    Teresa Sanz-Pascual, Maria
    Medrano-Marques, Nicolas
    Calvo-Lopez, Belen
    Sarmiento-Reyes, Arturo
    [J]. ELECTRONICS, 2018, 7 (12)
  • [9] A self-biased and all-in-one voltage and current reference
    Wang, Yuanfei
    Luo, Ping
    Yang, Bingzhong
    Tang, Tianyuan
    Zhang, Bo
    [J]. ELECTRONICS LETTERS, 2021, 57 (01) : 6 - 8
  • [10] An ultra-low-power self-biased current reference
    Camacho-Galeano, EM
    Galup-Montoro, C
    Schneider, MC
    [J]. SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 147 - 150