共 50 条
- [21] Compensation of Switching Dead-Time Effects in Voltage-Fed PWM Inverters Using FPGA-Based Current Oversampling [J]. APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 3172 - 3179
- [22] Effects and Compensation of Dead-Time and Minimum Pulse-Width Limitations in Two-Level PWM Voltage Source Inverters [J]. CONFERENCE RECORD OF THE 2006 IEEE INDUSTRY APPLICATIONS CONFERENCE, FORTY-FIRST IAS ANNUAL MEETING, VOL 1-5, 2006, : 889 - 896
- [23] Hard-less dead-time compensator for PWM voltage inverters [J]. IECON '98 - PROCEEDINGS OF THE 24TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 1998, : 780 - 785
- [25] A Novel Dead-time Compensation Scheme for PWM VSI Drives [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION FOR SUSTAINABILITY (ICIAFS): INTEROPERABLE SUSTAINABLE SMART SYSTEMS FOR NEXT GENERATION, 2016,
- [26] Research on Dead-time Effects in PWM Inverter [J]. PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 30 - 34
- [27] Dead-time Compensation Strategy of Three-Phase SVPWM Inverter [J]. PROCEEDINGS OF 2012 INTERNATIONAL CONFERENCE ON IMAGE ANALYSIS AND SIGNAL PROCESSING, 2012, : 408 - 410
- [28] Assessment Method of Dead-Time Compensation Schemes of Three-Phase Inverters using a Hardware-In-The-Loop Configuration [J]. 2015 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2015, : 4097 - 4104
- [29] Elimination of dead time effects in three phase inverters [J]. CIEP 96 - V IEEE INTERNATIONAL POWER ELECTRONICS CONGRESS, TECHNICAL PROCEEDINGS, 1996, : 258 - 262