A Semi-Formal Approach for Analog Circuits Behavioral Properties Verification

被引：1
|
作者：
Lahiouel, Ons [1 ]
Aridhi, Henda [1 ]
Zaki, Mohamed H. [1 ]
Tahar, Sofiene [1 ]
机构：
[1] Concordia Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada
来源：
GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI | 2014年
关键词：
Analog Circuits; Global Optimization; Qualitative Simulation; Tunnel Diode Oscillator;
D O I：
10.1145/2591513.2591578
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We propose an environment for the verification of analog circuits behavioral properties, where the circuit state space bounds are first computed using qualitative simulation. Then, their specified behavioral properties are verified on these bounds. The effectiveness of the method is illustrated with a tunnel diode oscillator.
引用
收藏
页码：247 / 248
页数：2
相关论文
共 50 条
  • [1] Exploiting bounds optimization for the semi-formal verification of analog circuits
    Lahiouel, Ons
    Aridhi, Henda
    Zaki, Mohamed H.
    Tahar, Sofiene
    [J]. INTEGRATION-THE VLSI JOURNAL, 2017, 59 : 135 - 147
  • [2] Semi-formal verification at IBM
    Baumgartner, Jason R.
    [J]. HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 152 - 152
  • [3] Formal and semi-formal verification of a web voting system
    Cristia, Maximiliano
    Frydman, Claudia
    [J]. INTERNATIONAL JOURNAL OF WEB INFORMATION SYSTEMS, 2015, 11 (02) : 183 - 204
  • [4] Implementation of a semi-formal verification for embedded systems
    Zhu, Y
    Li, X
    Zhao, SY
    Gong, YC
    [J]. ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2005, : 204 - 210
  • [5] Semi-formal verification of VHDL-AMS descriptions
    Salem, A
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 333 - 336
  • [6] Semi-formal verification of memory systems by symbolic simulation
    Abu-Haimed, H
    Berezin, S
    Dill, DL
    [J]. CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2003, 2860 : 158 - 163
  • [7] A formal approach to verification of linear analog circuits with parameter tolerances
    Hedrich, L
    Barke, E
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 649 - 654
  • [8] Formal Methods for Verification of Analog Circuits
    Steinhorst, Sebastian
    Hedrich, Lars
    [J]. SIMULATION AND VERIFICATION OF ELECTRONIC AND BIOLOGICAL SYSTEMS, 2011, : 173 - 192
  • [9] URDAD as a semi-formal approach to analysis and design
    Solms, Fritz
    Loubser, Dawid
    [J]. INNOVATIONS IN SYSTEMS AND SOFTWARE ENGINEERING, 2010, 6 (1-2) : 155 - 162
  • [10] Management in distributed systems: A semi-formal approach
    Aldinucci, Marco
    Danelutto, Marco
    Kilpatrick, Peter
    [J]. EURO-PAR 2007 PARALLEL PROCESSING, PROCEEDINGS, 2007, 4641 : 651 - +
12345