Semi-formal verification of memory systems by symbolic simulation

被引:0
|
作者
Abu-Haimed, H [1 ]
Berezin, S [1 ]
Dill, DL [1 ]
机构
[1] Stanford Univ, Stanford, CA 94305 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a debugging method for data-path intensive systems, in particular, memory systems. The approach is based on strengthening invariants by deriving constraints on data in the design using symbolic simulation with constrained inputs. A new heuristic is introduced for finding the appropriate input constraints for the symbolic simulation. We give up soundness in order to gain more automation and efficiency, minimizing or even eliminating the required manual effort. While it is no longer possible to prove the correctness of the design, experimental results demonstrate that the technique is quite effective in finding design errors.
引用
收藏
页码:158 / 163
页数:6
相关论文
共 50 条
  • [1] Implementation of a semi-formal verification for embedded systems
    Zhu, Y
    Li, X
    Zhao, SY
    Gong, YC
    [J]. ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2005, : 204 - 210
  • [2] Semi-formal verification at IBM
    Baumgartner, Jason R.
    [J]. HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 152 - 152
  • [3] Formal and semi-formal verification of a web voting system
    Cristia, Maximiliano
    Frydman, Claudia
    [J]. INTERNATIONAL JOURNAL OF WEB INFORMATION SYSTEMS, 2015, 11 (02) : 183 - 204
  • [4] Semi-formal verification of VHDL-AMS descriptions
    Salem, A
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 333 - 336
  • [5] Semi-Formal and Formal Interface Specification for System of Systems Architecture
    Bryans, Jeremy
    Payne, Richard
    Holt, Jon
    Perry, Simon
    [J]. 2013 7TH ANNUAL IEEE INTERNATIONAL SYSTEMS CONFERENCE (SYSCON 2013), 2013, : 612 - 619
  • [6] Exploiting bounds optimization for the semi-formal verification of analog circuits
    Lahiouel, Ons
    Aridhi, Henda
    Zaki, Mohamed H.
    Tahar, Sofiene
    [J]. INTEGRATION-THE VLSI JOURNAL, 2017, 59 : 135 - 147
  • [7] Enhancing ESys.Net with a semi-formal verification layer
    Gorse, N
    Metzger, M
    Lapalme, J
    Aboulhamid, EM
    Savaria, Y
    Nicolescu, G
    [J]. 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 388 - 391
  • [8] Management in distributed systems: A semi-formal approach
    Aldinucci, Marco
    Danelutto, Marco
    Kilpatrick, Peter
    [J]. EURO-PAR 2007 PARALLEL PROCESSING, PROCEEDINGS, 2007, 4641 : 651 - +
  • [9] Semi-formal specifications and formal verification improving the digital design: some statistics
    Torres, D.
    Cortez, J.
    Gonzalez, R. E.
    [J]. JOURNAL OF APPLIED RESEARCH AND TECHNOLOGY, 2009, 7 (01) : 15 - 40
  • [10] A Semi-Formal Approach for Analog Circuits Behavioral Properties Verification
    Lahiouel, Ons
    Aridhi, Henda
    Zaki, Mohamed H.
    Tahar, Sofiene
    [J]. GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 247 - 248