Analytical model for the propagation delay of through silicon vias

被引:22
|
作者
Khalil, DiaaEldin [1 ]
Ismail, Yehea [1 ]
Khellah, Muhammad [2 ]
Karnik, Tanay [2 ]
De, Vivek [2 ]
机构
[1] Northwestern Univ, EECS Dept, Evanston, IL 60208 USA
[2] Intel Corp, Circuits Res Lab, Santa Clara, CA USA
关键词
D O I
10.1109/ISQED.2008.128
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper explores the modeling of the propagation delay of through silicon Was (TSVs) in 3D integrated circuits. The electrical characteristics and models of the TSVs are very crucial in enabling the analysis and CAD in 3D integrated circuits. In this paper, an analytical model for the propagation delay of the TSV as a function of its physical dimensions is proposed The presented analytical model is in great agreement with simulations using electromagnetic field solver and lossy transmission line circuit model. Compared to earlier interconnect models, the presented analytical model provides higher accuracy and fidelity in addition to its simplicity. Hence, the presented analytical model is very useful in the analysis of 3D integrated circuits.
引用
收藏
页码:553 / +
页数:2
相关论文
共 50 条
  • [31] Electrical Modeling of Through Silicon and Package Vias
    Bandyopadhyay, Tapobrata
    Chatterjee, Ritwik
    Chung, Daehyun
    Swaminathan, Madhavan
    Tummala, Rao
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 330 - 337
  • [32] Special Section on Through Silicon Vias Foreword
    Kam, Dong Gun
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 152 - 153
  • [33] Power Noise Isolation in a Silicon Interposer with Through Silicon Vias
    Kim, Myunghoi
    Shin, Dong-Hwan
    Um, Man-Seok
    Yom, In-Bok
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 805 - 808
  • [34] Analytical Model for Evaluating the Reliability of Vias and Plated Through-Hole Pads on PCBs
    Korobkov, Maksim A.
    Vasilyev, Fedor V.
    Khomutskaya, Olga V.
    INVENTIONS, 2023, 8 (03)
  • [35] Modeling wave propagation through an analytical surface model
    Real, J. I.
    Zamorano, C.
    Montalban, L.
    JOURNAL OF VIBROENGINEERING, 2011, 13 (04) : 829 - 843
  • [36] RF Characterization and Analytical Modelling of Through Silicon Vias and Coplanar Waveguides for 3D Integration
    Lamy, Yann P. R.
    Jinesh, K. B.
    Roozeboom, Fred
    Gravesteijn, Dirk J.
    Besling, Wim F. A.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (04): : 1072 - 1079
  • [37] Analytical Transient Response and Propagation Delay Model for Nanoscale CMOS Inverter
    Wang, Yangang
    Zwolinski, Mark
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2998 - 3001
  • [38] Wideband Electromagnetic Model and Analysis of Shielded-Pair Through-Silicon Vias
    Liao, Chenguang
    Zhu, Zhangming
    Lu, Qijun
    Liu, Xiaoxian
    Yang, Yintang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (03): : 473 - 481
  • [39] INTERFACIAL DELAMINATION BETWEEN THROUGH SILICON VIAS (TSVS) AND SILICON MATRIX
    Lu, Kuan Hsun
    Ryu, Suk-Kyu
    Zhao, Qiu
    Huang, Rui
    Ho, Paul S.
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 117 - 124
  • [40] Reliable Through Silicon Vias for 3D Silicon Applications
    Shapiro, M.
    Interrante, M.
    Andry, P.
    Dang, B.
    Tsang, C.
    Liptak, R.
    Griffith, J.
    Sprogis, E.
    Guerin, L.
    Truong, V.
    Berger, D.
    Knickerbocker, J.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 63 - +