共 50 条
- [31] Electrical Modeling of Through Silicon and Package Vias 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 330 - 337
- [32] Special Section on Through Silicon Vias Foreword IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 152 - 153
- [33] Power Noise Isolation in a Silicon Interposer with Through Silicon Vias 2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 805 - 808
- [36] RF Characterization and Analytical Modelling of Through Silicon Vias and Coplanar Waveguides for 3D Integration IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (04): : 1072 - 1079
- [37] Analytical Transient Response and Propagation Delay Model for Nanoscale CMOS Inverter ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2998 - 3001
- [38] Wideband Electromagnetic Model and Analysis of Shielded-Pair Through-Silicon Vias IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (03): : 473 - 481
- [39] INTERFACIAL DELAMINATION BETWEEN THROUGH SILICON VIAS (TSVS) AND SILICON MATRIX PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 117 - 124
- [40] Reliable Through Silicon Vias for 3D Silicon Applications PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 63 - +