Analytical model for the propagation delay of through silicon vias

被引：22

作者：

Khalil, DiaaEldin ^{[1
]}

Ismail, Yehea ^{[1
]}

Khellah, Muhammad ^{[2
]}

Karnik, Tanay ^{[2
]}

De, Vivek ^{[2
]}

机构：

[1] Northwestern Univ, EECS Dept, Evanston, IL 60208 USA

[2] Intel Corp, Circuits Res Lab, Santa Clara, CA USA

来源：

ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN | 2008年

关键词：

D O I：

10.1109/ISQED.2008.128

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper explores the modeling of the propagation delay of through silicon Was (TSVs) in 3D integrated circuits. The electrical characteristics and models of the TSVs are very crucial in enabling the analysis and CAD in 3D integrated circuits. In this paper, an analytical model for the propagation delay of the TSV as a function of its physical dimensions is proposed The presented analytical model is in great agreement with simulations using electromagnetic field solver and lossy transmission line circuit model. Compared to earlier interconnect models, the presented analytical model provides higher accuracy and fidelity in addition to its simplicity. Hence, the presented analytical model is very useful in the analysis of 3D integrated circuits.

引用

页码：553 / +

页数：2

共 50 条

[1] An Analytical Model for High-Frequency Through Silicon Vias
Gharib, Mohamed Adel
Abdelzaher, Salma
Partin-Vaisband, Inna
PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 282 - 286
[2] An Analytical Capacitance Model for Through-Silicon Vias in Floating Silicon Substrate
Weerasekera, Roshan
Katti, Guruprasad
Dutta, Rahul
Zhang, Songbai
Chang, Ka Fai
Zhou, Jun
Bhattacharya, Surya
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1182 - 1188
[3] Analytical Heat Transfer Model for Thermal Through-Silicon Vias
Xu, Hu
Pavlidis, Vasilis F.
De Micheli, Giovanni
2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 491 - 496
[4] An Analytical Model for Capacitance of Silicon-Insulator-Silicon Through- Silicon- Vias
Li, Bohao
Li, An'an
Xiong, Miao
Yang, Jianxun
Chen, Zhiming
Ding, Yingtao
2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 1464 - 1468
[5] Analytical model for parasitic capacitance of tapered Through-Silicon-Vias with MOS effect
Yang, Yin-Tang
Wang, Feng-Juan
Zhu, Zhang-Ming
Liu, Xiao-Xian
Ding, Rui-Xue
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2013, 35 (12): : 3011 - 3017
[6] A simple analytical model for the dependence of the propagation delay of the polycrystalline silicon CMOS inverter on temperature
Afentakis, T
Hatalis, M
SOLID-STATE ELECTRONICS, 2002, 46 (12) : 2301 - 2306
[7] A Rigorous Model for Through-Silicon Vias With Ohmic Contact in Silicon Interposer
Yang, De-Cao
Xie, Jianyong
Swaminathan, Madhavan
Wei, Xing-Chang
Li, Er-Ping
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2013, 23 (08) : 385 - 387
[8] Analysis of Crosstalk Delay using Mixed CNT Bundle based Through Silicon Vias
Majumder, Manoj Kumar
Kumari, Archana
Kaushik, B. K.
Manhas, S. K.
2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 441 - 444
[9] Analysis of Wave Propagation along Coaxial Through Silicon Vias Using a Matrix Method
Dahl, David
Beyreuther, Anne
Duan, Xiaomin
Ndip, Ivan
Lang, Klaus-Dieter
Schuster, Christian
2014 IEEE 18TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2014,
[10] Analytical estimates of stress around a doubly periodic arrangement of through-silicon vias
Udupa, Anirudh
Subbarayan, Ganesh
Koh, Cheng-Kok
MICROELECTRONICS RELIABILITY, 2013, 53 (01) : 63 - 69

← 1 2 3 4 5 →