A novel argument to use 8-bit media processor for low power VLSI design

被引:0
|
作者
Kumar, P. Karthigai [1 ]
Baskaran, K. [2 ]
Babu, C. Praveen [3 ]
机构
[1] Karunya Univ, Elect & Commun Engn Dept, Coimbatore, Tamil Nadu, India
[2] Govt Coll Technol, Comp Sci & Engn, Coimbatore, Tamil Nadu, India
[3] Karunya Univ, Elect & Commun Engn, Coimbatore, Tamil Nadu, India
关键词
low power; media processor; 8-bit processor; synthesis report; Tanner Tools; power calculation;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A novel idea pertaining to the selection of a processor size for low power IC applications has been proposed. 8-bit processors were introduced in the beginning by Intel. Later, technology has rapidly advanced forcing the designers to go for 32-bit and 64-bit processors for edge cutting, high performance technologies. In this paper, it has been proposed that an 8 bit media processor can perform the same applications that the others do, at reduced power consumption and hence is more advantageous than other processor sizes. The main concept of the paper is that, once a VHDL or a Verilog code is designed for any media processing application, its Xilinx synthesis report is converted to transistor level net list by careful observation. This transistor level net list is implemented in Tanner Tools EDA and the power can be easily calculated. By this method, the experimental results have proved that 8-bit processor consumes less power than others and hence can be used in place of 16-bit and 32-bit processor chips.
引用
收藏
页码:301 / +
页数:2
相关论文
共 50 条
  • [41] FASTBUS PROCESSOR INTERFACE FOR 8-BIT MICROPROCESSOR, CCP-FPI
    ENDO, I
    YAMASHITA, T
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1984, 31 (01) : 193 - 196
  • [42] Power Aware Design and Implementation of 8-bit Asynchronous Arithmetic and Logic Unit
    Singh, Hardeep
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 1037 - 1047
  • [43] Super low power 8-bit CPU with pass-transistor logic
    Taki, K
    Lee, BY
    Tanaka, H
    Konishi, K
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 663 - 664
  • [44] Reconfigurable instruction set extension for enabling ECC on an 8-bit processor
    Kumar, S
    Paar, C
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 586 - 595
  • [45] Design of a Novel 8-bit 0.35-μm BiCMOS Pipelined ADC
    Xi, Gaijuan
    Liu, Hongxia
    Yu, XiangHong
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 342 - +
  • [46] Design of a low-power 8 x 8-bit parallel multiplier using MOS current mode logic circuit
    Kim, J. B.
    Lee, Y. S.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (10) : 905 - 913
  • [47] A low power neural network training processor with 8-bit floating point with a shared exponent bias and fused multiply add trees
    Park, Jeongwoo
    Lee, Sunwoo
    Jeon, Dongsuk
    2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 499 - 499
  • [48] Time and power performance study on 8-bit microcontrollers
    Vladescu, Alexandru
    Constantinescu, Rodica
    Stoichescu, Dan
    ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS AND NANOTECHNOLOGIES X, 2020, 11718
  • [49] MODEL FOR SOFTWARE POWER ESTIMATION OF AN 8-BIT MICROCONTROLLER
    Dochia, Razvan
    Bogdan, Daniela
    Burileanu, Corneliu
    2011 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS 2011), 34TH EDITION, VOLS 1 AND 2, 2011, : 443 - 446
  • [50] Design of 8-bit SAR-ADC CMOS
    Hassan, Hur A.
    Halin, Izhal Abdul
    Bin Aris, Ishak
    Bin Hassan, Mohd Khair
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 272 - 275