High-Speed PCAP Configuration Scrubbing on Zynq-7000 All Programmable SoCs

被引:15
|
作者
Stoddard, Aaron [1 ]
Gruwell, Ammon [1 ]
Zabriskie, Peter [1 ]
Wirthlin, Michael [1 ]
机构
[1] Brigham Young Univ, Dept Elect & Comp Engn, NSF Ctr High Performance Reconfigurable Comp CHRE, Provo, UT 84602 USA
基金
美国国家科学基金会;
关键词
SEU; DESIGN;
D O I
10.1109/FPL.2016.7577301
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Configuration scrubbing is a technique used for repairing Single Event Upsets (SEUs) within the configuration memory of an FPGA. Scrubbing approaches have been developed using hardware external to the FPGA communicating through a configuration port and using hardware within the FPGA by communicating with an internal configuration port (ICAP). More recent FPGAs such as the Xilinx Zynq 7-Series SoCs provide internal programmable processors that can configure the FPGA logic very rapidly using an internal Processor Configuration Access Port (PCAP). These SoC/FPGAs also provide automatic internal scrubbing through the use of high-speed readback and configuration error correction. This paper presents a novel form of FPGA configuration scrubbing for the Zynq-7000 SoC family by combining the highspeed PCAP configuration port with internal scrubbing. This novel scrubber corrects single-bit upsets in several microseconds and detects these upsets in 8 ms.
引用
收藏
页数:8
相关论文
共 50 条
  • [2] Monitoring Implementation for Spiking Neural Networks Architecture on Zynq-7000 All Programmable SoCs
    Zapata, Mireya
    Vallejo-Mancero, Bernardo
    Remache-Vinueza, Byron
    Madrenas, Jordi
    INTELLIGENT HUMAN SYSTEMS INTEGRATION 2021, 2021, 1322 : 489 - 495
  • [4] Research on the High Speed Image Transfer based on the Zynq-7000
    Wu, Qiang
    Zhao, Shuxin
    PROCEEDINGS OF THE 2016 2ND WORKSHOP ON ADVANCED RESEARCH AND TECHNOLOGY IN INDUSTRY APPLICATIONS, 2016, 81 : 1491 - 1495
  • [5] Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip
    Silva, Joao
    Sklyarov, Valery
    Skliarova, Iouliia
    IEEE EMBEDDED SYSTEMS LETTERS, 2015, 7 (01) : 31 - 34
  • [6] Configuration Memory Scrubbing of the Xilinx Zynq-7000 FPGA using a Mixed 2-D Coding Technique
    Vlagkoulis, Vasileios
    Sari, Aitzan
    Proko, Juljan
    Zografakis, Dimitrios
    Psarakis, Mihalis
    Tavoularis, Antonios
    Furano, Gianluca
    Boatella-Polo, Cesar
    Poivey, Christian
    Ferlet-Cavrois, Veronique
    Kastriotou, Maria
    Martinez, Pablo Fernandez
    Alia, Ruben Garcia
    2019 19TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2022, : 192 - 195
  • [7] 使用Zynq-7000 All Programmable SoC实现图像传感器色彩校正
    Gabor Szedo
    Steve Elzinga
    Greg Jewett
    电子产品世界, 2013, 20 (03) : 25 - 30
  • [9] Study of the data exchange between Programmable Logic and Processor System of Zynq-7000 devices
    Melo, Rodrigo A.
    Valinoti, Bruno
    Amador, Marie Baly
    Garcia, Luis G.
    Cicuttin, Andres
    Crespo, Maria Liz
    2019 X SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC (SPL), 2019, : 3 - 8
  • [10] Implementation of Baseband Transmitter Design based on QPSK Modulation on Zynq-7000 All-Programmable System-on-Chip
    Setiawan, Erwin
    Latin, Mukmin Maulana
    Mardiana, Vita Awalia
    Adiono, Trio
    2017 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD), 2017, : 138 - 143