Research challenges for on-chip interconnection networks

被引：268

作者：

Owens, John D. ^{[1
]}

Dally, William J.

Ho, Ron

Jayasimha, D. N.

Keckler, Stephen W.

Peh, Li-Shiuan

机构：

[1] Univ Calif Davis, Davis, CA 95616 USA

[2] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA

[3] Sun Microsyst Inc, Menlo Pk, CA USA

[4] Univ Texas, Austin, TX 78712 USA

来源：

IEEE MICRO | 2007年 / 27卷 / 05期

基金：

美国国家科学基金会;

关键词：

Embedded systems; Interconnection networks; Multicore architectures; Network on chip; On-chip interconnection networks; System on chip;

D O I：

10.1109/MM.2007.4378787

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

On-chip interconnection networks are rapidly becoming a key enabling technology for commodity multicore processors and SOCs common in consumer embedded systems. Last year, The National Science Foundation initiated a workshop that addressed upcoming research issues in OCIN technology, design, and implementation and set a direction for researchers in the field.

引用

页码：96 / 108

页数：13

共 50 条

[21] Adaptive channel buffers in on-chip interconnection networks - A power and performance analysis
Kodi, Avinash Karanth
Sarathy, Ashwini
Louri, Ahmed
IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (09) : 1169 - 1181
[22] Reconfigurable on-chip interconnection networks for high performance embedded SoC design
Oveis-Gharan, Masoud
Khan, Gul N.
JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 106
[23] SILENT: Serialized low energy transmission coding for on-chip interconnection networks
Lee, K
Lee, SJ
Yoo, HJ
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 448 - 451
[24] An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures
Flores, Antonio
Aragon, Juan L.
Acacio, Manuel E.
JOURNAL OF SUPERCOMPUTING, 2008, 45 (03): : 341 - 364
[25] Design and evaluation of an energy efficient DiamondMesh topology for on-chip interconnection networks
Varanasi, Lakshmi Kiranmai
Srinivasarao, B. K. N.
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2022, 26 (3-4) : 161 - 187
[26] Polaris: A system-level roadmapping toolchain for on-chip interconnection networks
Soteriou, Vassos
Eisley, Noel
Wang, Hangsheng
Li, Bin
Peh, Li-Shiuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 855 - 868
[27] Design and evaluation of an energy efficient DiamondMesh topology for on-chip interconnection networks
Lakshmi Kiranmai Varanasi
B. K. N Srinivasarao
Design Automation for Embedded Systems, 2022, 26 : 161 - 187
[28] An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures
Antonio Flores
Juan L. Aragón
Manuel E. Acacio
The Journal of Supercomputing, 2008, 45 : 341 - 364
[29] Arbitrate-and-move primitives for high throughput on-chip interconnection networks
Balkan, AO
Qu, G
Vishkin, U
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 441 - 444
[30] Godiva: green on-chip interconnection for DNNs
Arghavan Asad
Farah Mohammadi
The Journal of Supercomputing, 2023, 79 : 2404 - 2430

← 1 2 3 4 5 →