Research challenges for on-chip interconnection networks

被引：268
|
作者：
Owens, John D. [1 ]
Dally, William J.
Ho, Ron
Jayasimha, D. N.
Keckler, Stephen W.
Peh, Li-Shiuan
机构：
[1] Univ Calif Davis, Davis, CA 95616 USA
[2] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA
[3] Sun Microsyst Inc, Menlo Pk, CA USA
[4] Univ Texas, Austin, TX 78712 USA
来源：
IEEE MICRO | 2007年 / 27卷 / 05期
基金：
美国国家科学基金会;
关键词：
Embedded systems; Interconnection networks; Multicore architectures; Network on chip; On-chip interconnection networks; System on chip;
D O I：
10.1109/MM.2007.4378787
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
On-chip interconnection networks are rapidly becoming a key enabling technology for commodity multicore processors and SOCs common in consumer embedded systems. Last year, The National Science Foundation initiated a workshop that addressed upcoming research issues in OCIN technology, design, and implementation and set a direction for researchers in the field.
引用
下载
收藏
页码：96 / 108
页数：13
相关论文
共 50 条
  • [1] On-chip interconnection networks of the trips chip
    Gratz, Paul
    Kim, Changkyu
    Sankaralingam, Karthikeyan
    Hanson, Heather
    Shivakumar, Premkishore
    Keckler, Stephen W.
    Burger, Doug
    IEEE MICRO, 2007, 27 (05) : 41 - 50
  • [2] Benchmarking of on-chip interconnection networks
    Wiklund, D
    Sathe, S
    Liu, D
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 621 - 624
  • [3] EVALUATION OF ON-CHIP STATIC INTERCONNECTION NETWORKS
    MAZUMDER, P
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (03) : 365 - 369
  • [4] Route packets, not wires: On-chip interconnection networks
    Dally, WJ
    Towles, B
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 684 - 689
  • [5] EVALUATION OF ON-CHIP STATIC INTERCONNECTION NETWORKS.
    Mazumder, Pinaki
    IEEE Transactions on Computers, 1987, C-36 (03) : 365 - 369
  • [6] Silicon photonic on-chip optical interconnection networks
    Bergman, Keren
    2007 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2007, : 470 - 471
  • [7] An Analysis of On-Chip Interconnection Networks for Large-Scale Chip Multiprocessors
    Sanchez, Daniel
    Michelogiannakis, George
    Kozyrakis, Christos
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2010, 7 (01)
  • [8] Design and evaluation of ZMesh topology for on-chip interconnection networks
    Prasad, N.
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    Chakrabarti, Indrajit
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 113 : 17 - 36
  • [9] A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks
    Lee, KM
    Lee, SJ
    Yoo, HJ
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 453 - 456
  • [10] Design and impelementation of a routing switch for on-chip interconnection networks
    Chi, HC
    Chen, JH
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 392 - 395
12345