Smart move: A placement-aware retiming and replication method for field programmable gate arrays

被引:0
|
作者
Suaris, P [1 ]
Wang, DS [1 ]
Chou, NC [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97007 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a register smart move method performing placement-aware retiming and replication for sequential circuits implemented in field programmable gate arrays (FPGAs) is presented. This method integrates two major register move operations with circuit functionality unchanged. One operation moves registers across combinational components., called retiming. The other one moves registers across interconnect to reduce critical path delay. Register replication technique is used when the fanout of register to be moved is larger than one. Move budget is defined and used to guide the moves. An incremental placement is used to place retimed or replicated registers. Experiments show that the smart move method proposed in this paper can effectively reduce the path delay, achieving 16% in average of the maximum frequency for sequential circuits implemented in FPGAs.
引用
收藏
页码:67 / 70
页数:4
相关论文
共 50 条
  • [1] A practical cut-based physical retiming algorithm for field programmable gate arrays
    Suaris, Peter
    Wang, Dongsheng
    Chou, Nan-Chi
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1027 - 1030
  • [2] REPLACE: AN INCREMENTAL PLACEMENT ALGORITHM FOR FIELD PROGRAMMABLE GATE ARRAYS
    Leong, David
    Lemieux, Guy G. F.
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 154 - +
  • [3] Power Aware Architecture Exploration for Field Programmable Gate Arrays
    Goeders, Jeffrey B.
    Wilton, Steven J. E.
    JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (03) : 297 - 312
  • [4] Cone-based placement for field programmable gate arrays
    Banerjee, P.
    Saha, D.
    Sur-Kolay, S.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (01): : 49 - 62
  • [5] A novel approach to the placement and routing problems for field programmable gate arrays
    Borra, Siva Nageswara Rao
    Muthukaruppan, Annamalai
    Suresh, S.
    Kamakoti, V.
    APPLIED SOFT COMPUTING, 2007, 7 (01) : 455 - 470
  • [6] Field programmable gate arrays
    Xilinx
    Circuit Design, 1998, 15 (06): : 23 - 24
  • [7] An incremental placement and global routing algorithm for field-programmable gate arrays
    Togawa, N
    Hagi, K
    Yanagisawa, M
    Ohtsuki, T
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 519 - 526
  • [8] Field programmable gate arrays in space
    Fernández-León, A
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2003, 6 (04) : 42 - 48
  • [9] FIELD-PROGRAMMABLE GATE ARRAYS
    JAY, C
    MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (07) : 370 - 370
  • [10] Fingerprinting Field Programmable Gate Arrays
    Jyothi, Vinayaka
    Poojari, Ashik
    Stern, Richard
    Karri, Ramesh
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 337 - 340