A Low-Power Low-Noise Biopotential Amplifier in 28 nm CMOS

被引:1
|
作者
Koleibi, Esmaeil Ranjbar [1 ]
Benhouria, Maher [1 ]
Koua, Konin [1 ]
Lemaire, William [1 ]
Roy, Sebastien [1 ]
Fontaine, Rejean [1 ]
机构
[1] Univ Sherbrooke, 3IT Interdisciplinary Inst Technol Innovat, Sherbrooke, PQ, Canada
关键词
Bio-potential amplifier; multi-channel recording; neural recording; closed-loop DC offset rejection; dc-coupled neural signal monitoring; epilepsy; INTEGRATED BIOAMPLIFIER; STIMULATION;
D O I
10.1109/NEWCAS52662.2022.9842096
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A low-power and low-noise bioamplifier for multichannel electrode arrays (MEA) is presented. Reduction in area and power is achieved by implementing an active lowpass filter without large DC-blocking capacitors, and by employing a small-channel CMOS technology. As the main building block of a 49-channel bioamplifier array designed in TSMC 28 nm CMOS, this bioamplifier has been designed to amplify, filter out the noise outside the useful bandwidth, and extract the action potentials of neural signals. This paper presents a theoretical analysis of noise and power reduction in addition to proposing design tradeoffs. The amplifier occupies an area of 0.003 mm(2) and consumes 4.6 mu W from a 1.8 V power supply. Based on post-layout simulation results, the power, area, and noise characteristics of the proposed design are comparable with the best performance reported to date. The bioamplifier achieves a mid-band gain of 55 dB, a -3 dB bandwidth of 8.75 kHz (from 450 Hz to 9.2 kHz) and an input-referred noise on this band of 10 mu Vrms.
引用
收藏
页码:143 / 147
页数:5
相关论文
共 50 条
  • [31] A Low-Noise Biopotential Amplifier with an Optimized Noise Efficiency Factor
    Li, Yang-Guo
    Haider, Mohammad Rafiqul
    Massoud, Yehia
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (06)
  • [32] Poster: Design Consideration of 60 GHz Low Power Low-noise Amplifier in 65 nm CMOS
    Chen, Zhe
    Gao, Hao
    van Dommele, Rainier
    Milosevic, Dusan
    Baltus, Peter G. M.
    [J]. 2016 IEEE SYMPOSIUM ON COMMUNICATIONS AND VEHICULAR TECHNOLOGY IN THE BENELUX (SCVT), 2016,
  • [33] A Low-Power Low-Noise Dual-Chopper Amplifier for Capacitive CMOS-MEMS Accelerometers
    Sun, Hongzhi
    Fang, Deyou
    Jia, Kemiao
    Maarouf, Fares
    Qu, Hongwei
    Xie, Huikai
    [J]. IEEE SENSORS JOURNAL, 2011, 11 (04) : 925 - 933
  • [34] A FULLY RECONFIGURABLE LOW-NOISE BIOPOTENTIAL SENSING AMPLIFIER
    Wang, Tzu-Yun
    Lai, Min-Rui
    Twigg, Christopher M.
    Peng, Sheng-Yu
    [J]. 2013 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2013, : 234 - 237
  • [35] A Low-Power Low-Noise Amplifier for K-Band Applications
    Wei, Yu-Lin
    Hsu, Shawn S. H.
    Jin, Jun-De
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (02) : 116 - 118
  • [36] Multichannel Low-Noise Low-Power Amplifier for Neural Signal Acquisition
    Yasuda, Yohei
    Nakano, Nobuhiko
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2016, 99 (05) : 62 - 73
  • [37] A Low-Power Low-Noise Transimpedance Amplifier for an Integrated Biosensing Platform
    Al Mamun, Khandaker A.
    Habib, Mohammad Habib Ullah
    McFarlane, Nicole
    [J]. 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 161 - 164
  • [38] Low-Power Low-Noise Versatile Amplifier for Neural Signal Recording
    Kmon, Piotr
    [J]. ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 141 - 146
  • [39] A Low-power Low-noise Reconfigurable Bandwidth BiCMOS Neural Amplifier
    Tasneem, Nishat T.
    Mahbub, Ifana
    [J]. PROCEEDINGS OF THE 2018 IEEE 13TH DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS), 2018,
  • [40] Design of Low-Power Reconfigurable Low-Noise Amplifier with Enhanced Linearity
    Bisht, Rajani
    Qureshi, S.
    [J]. PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 1216 - 1219