Design and Investigation of F-shaped Tunnel FET with Enhanced Analog/RF Parameters

被引:8
|
作者
Singh, Prabhat [1 ]
Yadav, Dharmendra Singh [1 ]
机构
[1] NIT Hamirpur, Elect & Commun Engn Dept, Hamirpur 177005, Himachal Prades, India
关键词
Ambipolar conduction; Sub-threshold conduction; Band-to-Band-Tunneling; F-shaped channel; L-shaped channel; FIELD-EFFECT TRANSISTOR; CHARGE PLASMA TFET; AMBIPOLAR BEHAVIOR; WORK FUNCTION; GATE; PERFORMANCE; SUPPRESSION; IMPROVEMENT;
D O I
10.1007/s12633-021-01420-w
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
In this manuscript, a novel physically doped single gate F-shaped tunnel FET is simulated and optimized. The designed configuration is well optimized and analyzed for different source thickness, source length, drain length with different lateral tunneling lengths between the source edge and gate dielectric. Also, we optimized some stand-points like threshold voltage, I-ON to I-OFF current ratio, ambipolar conduction range, sub-threshold swing and various capacitance to rectify the analog/RF performance of single gate F-shaped TFET. Regarding this, we concurrently optimize the lateral tunneling length between source and gate with optimization of source thickness. The variation in lateral tunneling length, the potential and strength of electric field at fixed V-gs voltage is varied which leads to effective change in the ON-current, average sub-threshold swing, and turn ON-voltage. Another side, as well as the source thickness vary, the electric field variation takes place near the edge of source, which leads to variation in the ON-current and ON-voltage. The performance parameters of single gate F-TFET is compared with single gate L-TFET, which is the incentive of this submitted work. The optimized single gate F-TFET have 0.30 V turn ON-voltage with 7.4 mV/decade average sub-threshold swing and high I-on/I-off ratio approx 10(13). Besides, a significant reduction in parasitic capacitance is beneficial to enhanced RF performance with better controllability on channel.
引用
收藏
页码:6245 / 6260
页数:16
相关论文
共 50 条
  • [1] Design and Investigation of F-shaped Tunnel FET with Enhanced Analog/RF Parameters
    Prabhat Singh
    Dharmendra Singh Yadav
    [J]. Silicon, 2022, 14 : 6245 - 6260
  • [2] Impactful Study of F-shaped Tunnel FET
    Singh, Prabhat
    Yadav, Dharmendra Singh
    [J]. SILICON, 2022, 14 (10) : 5359 - 5365
  • [3] Impactful Study of F-shaped Tunnel FET
    Prabhat Singh
    Dharmendra Singh Yadav
    [J]. Silicon, 2022, 14 : 5359 - 5365
  • [4] Design and Investigation of a Novel Gate-All-Around Vertical Tunnel FET with Improved DC and Analog/RF Parameters
    Karthik, Kadava R. N.
    Pandey, Chandan Kumar
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (11)
  • [5] Investigation on RF/Analog Performance in SiGe Pocket n-Tunnel FET
    Saha, Rajesh
    Panda, Deepak Kumar
    Goswami, Rupam
    [J]. IETE JOURNAL OF RESEARCH, 2024, 70 (03) : 2871 - 2877
  • [6] Investigation of Analog/RF behaviour of Asymmetrical Gate Tunnel FET at Cryogenic temperatures
    Misra, Sinjini
    Bose, Chandreyee
    Ghosh, Rittik
    Saha, Priyanka
    [J]. SILICON, 2024, 16 (11) : 4753 - 4762
  • [7] Performance investigation of InAs based dual electrode tunnel FET on the analog/RF platform
    Anand, Sunny
    Sarin, R. K.
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 60 - 69
  • [8] Optimization of Design Space Parameters in Tunnel Fet for Analog/Mixed Signal Application
    Jeyanthi, J. E.
    Samuel, T. S. Arun
    Arivazhagan, L.
    [J]. SILICON, 2022, 14 (13) : 8233 - 8241
  • [9] Optimization of Design Space Parameters in Tunnel Fet for Analog/Mixed Signal Application
    J. E. Jeyanthi
    T. S. Arun Samuel
    L. Arivazhagan
    [J]. Silicon, 2022, 14 : 8233 - 8241
  • [10] Tunnel FET Analog Benchmarking and Circuit Design
    Lu, Hao
    Paletti, Paolo
    Li, Wenjun
    Fay, Patrick
    Ytterdal, Trond
    Seabaugh, Alan
    [J]. IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2018, 4 : 19 - 25